박사학위논문 Ph.D. Dissertation

# 바이트 단위 영속성의 원리

# Principles of Byte-Addressable Persistency

2024

조경민 (Cho, Kyeongmin)

# 한국과학기술원

Korea Advanced Institute of Science and Technology

# 박사학위논문

# 바이트 단위 영속성의 원리

2024

# 조경민

한국과학기술원

# 전산학부

# 바이트 단위 영속성의 원리

## 조경민

## 위 논문은 한국과학기술원 박사학위논문으로 학위논문 심사위원회의 심사를 통과하였음

## 2024년 6월 5일

- 심사위원장 강지훈 (인)
- 심사위원 권영진 (인)
- 심사위원 허기홍 (인)
- 심사위원 허재혁 (인)
- 심사위원 허충길 (인)

## Principles of Byte-Addressable Persistency

Kyeongmin Cho

Advisor: Jeehoon Kang

A dissertation submitted to the faculty of Korea Advanced Institute of Science and Technology in partial fulfillment of the requirements for the degree of Doctor of Philosophy in Computer Science

> Daejeon, Korea June 5, 2024

Approved by

Jeehoon Kang Professor of School of Computing

The study was conducted in accordance with Code of Research Ethics<sup>1</sup>.

<sup>&</sup>lt;sup>1</sup> Declaration of Ethical Conduct in Research: I, as a graduate student of Korea Advanced Institute of Science and Technology, hereby declare that I have not committed any act that may damage the credibility of my research. This includes, but is not limited to, falsification, thesis written by someone else, distortion of research findings, and plagiarism. I confirm that my thesis contains honest conclusions based on my own careful research under the guidance of my advisor.

 DCS
 조경민. 바이트 단위 영속성의 원리. 전산학부. 2024년. 136+vii 쪽. 지도교

 수: 강지훈. (영문 논문)

Kyeongmin Cho. Principles of Byte-Addressable Persistency. School of Computing. 2024. 136+vii pages. Advisor: Jeehoon Kang. (Text in English)

#### 초록

영속성 메모리는 DRAM의 성능과 SSD의 비휘발성을 결합한 저장 기술이다. 데이터를 바이트 단위로 읽고 저장할 수 있다는 특징을 지니며 이를 통해 저장 시스템의 성능을 향상시킬 수 있다. 그러나 영속성 메모리 에서 프로그램을 안전하고 효율적으로 설계하기 위해선 예기치 않은 크래시로 인해 발생하는 다음 두 가지 문제를 해결해야 한다: (1) 명령어 수준에서는 CPU 명령어 순서 바뀜 현상을 올바르게 파악해야 하고 (2) 객체 수준에서는 데이터 손실을 방지하면서 높은 성능을 얻기 위해 자료구조를 신중하게 설계해야 한다.

이 논문은 바이트 단위 영속성을 위한 프로그래밍 원리를 엄밀한 형식으로 제공하여 이러한 문제를 해결 한다. 첫째, CPU 명령어 순서 바뀜 현상을 파악하기 위해 주요 아키텍처인 Intel-x86과 Armv8에 대해 하드웨어 영속성 실행의미 모델인 Px86<sub>view</sub>과 PArmv8<sub>view</sub>를 제공한다. 이를 기반으로 개발한 검사기를 통해 대표적인 영속성 프로그램들의 올바름을 검증한다. 둘째, 데이터 손실 없는 고성능 영속성 자료구조를 설계하기 위한 프로그래밍 프레임워크인 MEMENTO를 제공한다. MEMENTO를 기반으로 설계된 영속성 자료구조는 임의의 크래시에도 안전함이 증명되었고, 기존의 수동 최적화된 영속성 자료구조와 유사한 성능을 보인다.

핵심 낱말 영속성 메모리, 크래시 일관성, 엄밀한 실행의미, 느슨한 영속성, 프로그래밍 모델, 영속성 자료구조

#### Abstract

Persistent memory (PM) is an emerging storage technology that combines the performance of DRAM with the durability of SSD, offering the benefits of both. A key feature of PM is its byte-addressable persistency, enabling data to be efficiently loaded and stored with byte-level granularity. This capability is crucial for enhancing performance by adapting various data structures and algorithms for DRAM to storage devices. However, designing these approaches in PM presents significant challenges due to the potential for crashes, particularly in addressing two types of persistency challenges: (1) at the instruction level, managing CPU instruction reordering that complicates the understanding of persistent programs; and (2) at the object level, carefully designing and composing data structures to prevent data loss while maintaining high performance.

This dissertation presents systematic programming principles to tackle these challenges through *formal* abstractions for byte-addressable persistency, advancing the reliability and performance of PM systems. (1) To address the challenge of managing CPU instruction reordering, we present Px86<sub>view</sub> and PArmv8<sub>view</sub>: hardware persistency semantic models that formally standardize instruction descriptions for major architectures, Intel-x86 and Armv8, in a unified manner using the notion of views. Based on these models, we develop a model checker to verify the correctness of several representative persistent programs. (2) To address the challenge of designing crash-consistent and high-performance data structures, we present MEMENTO: a programming framework for PM that ensures generally applicable to various data structures and algorithms. We prove that data structures designed using MEMENTO are crash-consistent and perform comparably to existing hand-tuned alternatives.

Keywords persistent memory, crash consistency, formal semantics, weak persistency, programming model, durable data structure

## Contents

Conten	ts		i
List of '	Tables		iv
List of I	Figures		v
Chapte	er 1.	Introduction	1
Chapte	er 2.	Hardware Semantic Models	4
2.1	Intro	duction	4
2.2	Over	view	7
	2.2.1	The Px86 Model and Synchronous Flushes	7
	2.2.2	The PArmv8 Model and Multi-Copy Atomicity	8
	2.2.3	Our Solution: View-Based Operational Models	8
2.3	Px86,	<sub>riew</sub> : A View-Based Model for Intel-x86 Persistency	10
	2.3.1	Language for Intel-x86 Persistency	10
	2.3.2	The x86 <sub>view</sub> Model	10
	2.3.3	Concurrency Views	12
	2.3.4	Supporting Read-Modify-Writes (RMW)	14
	2.3.5	Persistency Views	14
2.4	Fixing	g and Simplifying the Px86 Model	16
	2.4.1	Background on Axiomatic Models	16
	2.4.2	The x86 <sub>axiom</sub> Model [Alglave et al. 2014]	18
	2.4.3	The Px86 <sub>axiom</sub> Model	18
	2.4.4	Comparing Px86 <sub>axiom</sub> to Px86 in [Raad et al. 2019b]	19
2.5	Equiv	valence of $Px86_{view}$ and $Px86_{axiom}$	20
2.6	View	-Based and Axiomatic Models for Armv8 Persistency	20
	2.6.1	Armv8 versus Intel-x86 Persistency	21
	2.6.2	PArmv8 <sub>view</sub> : View-Based Armv8 Persistency	22
	2.6.3	$PArmv8_{axiom}$ : Fixing and Simplifying $PArmv8$	23
	2.6.4	Equivalence of $PArmv8_{view}$ and $PArmv8_{axiom}$	23
2.7	Mode	l Checking Persistency Patterns	24
	2.7.1	Model Checking Tool	24
2.8	Discu	ssion	24
	2.8.1	Related Work and Impact	24
	2.8.2	Future Work	25

Chapte	r <b>3.</b>	A General Programming Model	27
3.1	Introd	luction	27
3.2	Desig	ning Detectable Programs with Deterministic Replay	29
	3.2.1	Ensuring Deterministic Replay of Composed Operations	30
	3.2.2	Supporting Simple Loops with Timestamps	31
	3.2.3	Supporting Loop-Carried Dependence by Checkpointing Dependent	
		Variables	32
3.3	Type S	System for Detectability	33
	3.3.1	Core Language	33
	3.3.2	Type System	35
	3.3.3	Detectability of Typed Programs	36
3.4	Imple	mentation of the Core Language	38
	3.4.1	Framework	38
	3.4.2	Detectable Checkpoint	39
	3.4.3	Detectable Compare-and-Swap	39
3.5	Imple	mentation of Concurrent Data Structures	44
	3.5.1	Safe Memory Reclamation	44
3.6	Evalua	ation	46
	3.6.1	Detectability	46
	3.6.2	Performance	46
3.7	Relate	ed and Future Work	48
Chanto	r 1	Conclusion	51
	Summ		51
4.1	Futur		51
4.2	1 2 1	A Look Free File System as a High Level Application	52
	4.2.1	A Lock-free file System as a fingle-Level Application	52
	4.2.2	Formal vernication of MEMENTO Primitive Operations	52
Append	ices		54
Chapte	r A.	Appendices of §2	55
A.1	Full N	lodel of Px86 <sub>view</sub>	55
	A.1.1	Language	55
	A.1.2	States and Transitions	55
A.2	Full M	lodel of PArmv8 <sub>view</sub>	55
	A.2.1	Language	55
	A.2.2	States and Transitions for Armv8 <sub>view</sub> [Pulte et al. 2019]	55
	A.2.3	States and Transitions for PArmv8 <sub>view</sub>	58
A.3	Proof	of the Optionality of (рғ-мім) in Рх86 <sub>ахіот</sub> and PArmv8 <sub>ахіот</sub>	58

A.4	Proof	of the Equivalence of SPx86 and $Px86_{axiom}$	61
	A.4.1	SPx86	61
	A.4.2	Equivalence of $x86_{man}$ and $x86_{axiom}$	61
	A.4.3	Equivalence of SPx86 and Px86 <sub>axiom</sub>	63
A.5	Proof	of the Equivalence of SPArmv8 and PArmv8 <sub>axiom</sub>	67
	A.5.1	SPArmv8	67
	A.5.2	Equivalence of SPArmv8 and PArmv8 <sub>axiom</sub>	68
A.6	Verifie	d Examples	70
Chapter	· B.	Appendices of §3	72
B.1	Detect	ably Recoverable Insertion and Deletion	72
	B.1.1	API	72
	B.1.2	Components and Assumptions	72
	B.1.3	Normal Execution	73
	B.1.4	Replay	75
	B.1.5	Helping	76
B.2	Extend	ling Мементо Framework with Advanced Optimizations	76
	B.2.1	Volatile Cache Optimization	76
	B.2.2	Try Loop Optimization	78
	B.2.3	Invariant-Based Optimization	79
B.3	Full Ev	valuation Results	79
B.4	Full Co	pre Language Semantics	80
B.5	Full Ty	pe System	81
B.6	Proof	of the Detectability Theorem	82
	B.6.1	Transitions	82
	B.6.2	Lifting	83
	B.6.3	Control Construct Cases	87
	B.6.4	Semantics and Type System Properties	89
	B.6.5	Proof of the Detectability Theorem	89
	B.6.6	Proof of the Deterministic Replay Lemma	91

## Acknowledgments

## List of Tables

2.1	Informal description of concurrency views.	12
2.2	Informal description of persistency views.	15

# List of Figures

1.1	Our challenges for building byte-addressable storage systems.	2
2.1	Relationship among Intel-x86 and Armv8 models.	6
2.2	A view-based execution of Commit1.	9
2.3	Intel-x86 concurrency and persistency language.	10
2.4	States and transitions of x86 <sub>view</sub> (excerpt)	11
2.5	RMW transitions of x86 <sub>view</sub> .	14
2.6	States and transitions of Px86 <sub>view</sub> where the highlighted rule denotes the <i>extension</i> of LOAD	
	transition from Fig. 2.4 as shown; the premises of <b>MFENCE</b> , <b>RMW</b> and <b>RMW-FAIL</b> are analogously	
	extended and omitted here	16
2.7	The x86 <sub>axiom</sub> model [Alglave et al. 2014].	17
2.8	The Px86 <sub>axiom</sub> model.	18
2.9	The Armv8 concurrency/persistency language	21
2.10	The PArmv8 <sub>axiom</sub> model.	23
3.1	The syntax and semantics of our core PM language (excerpt).	34
3.2	Type system (excerpt).	35
3.3	Proving detectability by gradually removing crashes.	36
3.4	Synchronization of pcas() and Help().	43
3.5	Multi-threaded throughput of detectable CASes.	46
3.6	Multi-threaded throughput of persistent lists	47
3.7	Multi-threaded throughput of persistent queues.	47
3.8	Multi-threaded throughput of hash tables for uniform distributions.	48
4.1	Our contributions (in black) and future work (in gray).	52
A.1	Intel-x86 concurrency and persistency language.	56
A.2	States of $Px86_{view}$ (and that of $x86_{view}$ if the highlighted area is removed)	56
A.3	Transitions of $Px86_{view}$ (and those of $x86_{view}$ if the highlighted area is removed)	57
A.4	Armv8 concurrency and persistency language	58
A.5	States of $PArmv8_{view}$ (and that of $Armv8_{view}$ [Pulte et al. 2019] if the highlighted area is removed).	58
A.6	Machine and thread steps of $PArmv8_{view}$ (and those of $Armv8_{view}$ [Pulte et al. 2019] if the	
	highlighted area is removed)	59
A.7	Thread-local steps of PArmv8 <sub>view</sub> (and that of Armv8 <sub>view</sub> [Pulte et al. 2019] if the highlighted area	
	is removed)	60
A.8	The x86 <sub>man</sub> model [Raad et al. 2019b, Definition 4]	61
A.9	(S)Px86 [Raad et al. 2019b]	62
A.10	The Armv8 <sub>axiom</sub> model [Pulte et al. 2019, Appendix D].	67
A.11	(S)PArmv8 [Raad et al. 2019a]	68
B.1	Delete operation steps.	75

B.2	Multi-threaded throughput of detectable CASes.	79
B.3	Multi-threaded throughput of persistent lists for read intensive.	80
B.4	Multi-threaded throughput of persistent lists for update intensive	80
B.5	Multi-threaded throughput of persistent queues.	81
B.6	Multi-threaded throughput of hash tables for uniform distribution.	81
B.7	Multi-threaded throughput of hash tables for self similar distribution with factor 0.2.	81
B.8	Core language syntax	82
B.9	Core language semantics: states.	82
B.10	Core language semantics: machine transitions.	83
B.11	Core language semantics: memory transitions.	83
B.12	Core language semantics: thread transitions (non-memento steps)	84
B.13	Core language semantics: thread transitions (memento steps).	85
B.14	Type system	86
B.15	Refinement rule of two traces.	89

*Time, is what keeps everything from happening at once.* 

- Ray Cummings

#### Chapter 1. Introduction

Persistent memory (PM) technology, such as Samsung's recently announced CMM-H [Samsung 2024] and Kioxia's XL-FLASH [Kioxia 2024], simultaneously provides (1) low-latency, high-throughput, and fine-grained data transfer capabilities as DRAM does; and (2) durable and high-capacity storage as SSD does. As such, PM has the potential to radically change the way we build fault-tolerant systems by optimizing traditional and distributed file systems [Kwon et al. 2017; Kadekodi et al. 2021; Chen et al. 2021; Lu et al. 2017; Kim et al. 2021a; Xu and Swanson 2016], transaction processing systems for high-velocity real-time data [Meehan et al. 2015], distributed stream processing systems [Wang et al. 2021], and stateful applications organized as a pipeline of cloud serverless functions interacting with cloud storage systems [Setty et al. 2016; Zhang et al. 2020].

A key characteristic of PM is its fine-grained persistency, which enables read and write operations to directly access individual bytes of persistent data. For example, Intel's PMDK, an open-source PM library, utilizes mmap() to map PM to virtual memory, supporting direct memory access [Intel 2023]. Similarly, Samsung's SMDK employs the CXL.mem interface [Samsung 2022] to achieve the same objective. Moreover, both Intel Optane Persistent Memory and Samsung CMM-H's CXL.mem interface transfer data at cache line granularity [Blankenship 2020].

Leveraging the fine-grained access to PM, data structures or algorithms that are traditionally implemented for DRAM can be directly applied to PM, which sets PM apart from traditional coarse-grained (i.e., block-based) storage. For instance, lock-free data structures that employ fine-grained synchronization for concurrency control is a potential candidate for PM-based transaction processing systems. This is because persistent data can be directly modified using atomic operations such as compare-and-swap (CAS) or fetch-and-add, available in modern CPUs [Intel 2024a; Arm 2020]. Moreover, PM can indeed benefit from lock-free mechanisms in two ways: efficiency and resilience. Specifically, (1) Lock-free approaches offer enhanced efficiency by providing greater potential for parallelizing workloads, spreading memory accesses across numerous contention points [David et al. 2018]. For example, the time and space overhead associated with logging—stemming from the central contention point at the tip and the recording of all intermediate changes—can be avoided. (2) They enhance resilience by simplifying crash consistency. The single commit point concept in typical lock-free algorithms maintains consistent data states at every moment, obviating the need for supplementary crash consistency mechanisms, as long as updates to the data structures are promptly flushed to PM. Thanks to these benefits, building lock-free storage systems in PM is a potential alternative to the traditional approach of using locks and logging-based transactions.

**Problem** However, building PM programs is challenging due to the risk of *crash*es. Crashes can occur for various reasons, such as power failure, hardware failure, or software bugs. In the context of PM, crashes are particularly problematic because caches and registers are volatile, whereas PM is persistent. This discrepancy can lead to inconsistent states in the event of a crash for two reasons: (1) the state of PM may not include all previous writes to the data structure that were still in the cache and not yet flushed into PM; and (2) the state of PM may contain only a portion of the data structure that was being updated at the time of the crash.

To ensure the consistency of PM programs in the event of crashes, developers must meticulously design crash-consistent algorithms. These algorithms must ensure that the program's state remains consistent despite crashes. However, the necessity for crash consistency introduces additional complexity and typically incurs performance overhead. This is because implementing recovery mechanisms, such as logging, checkpoints, or transactions, inherently imposes performance penalties on the system.

#### **Application Dev.**

	General
	Programming
	Model (§3)
~	r

### System Dev.

Hardware Semantic Model (§2)

#### **Persistent Memory**

Figure 1.1: Our challenges for building byte-addressable storage systems.

Therefore, to fully harness the potential of PM, we require programming principles that ensure the correctness of programs in the presence of crashes without compromising performance. These challenges encompass various layers, from PM hardware to application development, aiming to develop a comprehensive understanding of the opportunities that PM presents, as illustrated in Fig. 1.1. This dissertation is structured in two main parts, which are briefly summarized below.

**Chapter 2: Hardware Semantic Models** As a foundational step, we develop hardware semantic models to describe program behaviors in the context of PM. Having such models is essential for system developers to reason about program behaviors effectively and develop reliable programs on the hardware.

However, accurately describing program behaviors on PM is challenging due to the *reordering* of persistency instructions. Specifically, the effects of store instructions may reach PM in an out-of-order fashion in the event of a system crash, a phenomenon known as *relaxed* persistency. To maintain the intended invariants set by developers in a program, it is crucial to properly control this reordering. Fortunately, two major architectures, Intel-x86 and Armv8, provide a flush instruction that acts as a persistency fence to prevent reordering. However, flush is an expensive instruction and should be used only when absolutely necessary.

Thus, we require a semantic model that accurately depicts the hardware's persistency reordering behavior. Recent work has proposed several *persistency models* for mainstream architectures such as Intel-x86 and Armv8, describing the order in which writes are propagated to NVM. However, these models have several limitations; most notably, they either lack operational models or do not support persistent synchronization patterns.

In this chapter, we address the gap by revamping the existing persistency models. Inspired by recent advancements in *view*-based semantics [Kang et al. 2017; Lee et al. 2020; Pulte et al. 2019], we first introduce a *unified operational style* for describing persistency through views. This includes the development of view-based operational persistency models: Px86<sub>view</sub> for Intel-x86 and PArmv8<sub>view</sub> for Armv8, with PArmv8<sub>view</sub> representing the *first* operational model for Armv8 persistency. Next, we propose a *unified axiomatic style* for describing hardware persistency, which enables us to recast and improve the existing axiomatic models of Intel-x86 and Armv8 persistency. We demonstrate that our axiomatic models are equivalent to the authoritative semantics reviewed by Intel and Arm engineers. We prove that each axiomatic hardware persistency model is equivalent to its operational counterpart. Finally, we develop a persistent model checking algorithm and tool, which we use to verify several representative examples.

This chapter heavily builds on the work and writing presented in the following paper: [Cho et al. 2021b] **Kyeongmin Cho**, Sung-Hwan Lee, Azalea Raad, Jeehoon Kang. *Revamping Hardware*  **Chapter 3: A General Programming Model** Despite the well-defined system layer with libraries for PM programming, a new programming approach is required to build *crash-safe* high-level applications. Designing persistent objects that can be composed in a crash-consistent manner is not straightforward. For instance, even if two persistent data structures are crash-consistent, data loss can occur if their operations are sequentially composed. To prevent this, persistent data structures must adhere to a sufficiently robust correctness criterion.

One of the most widely used correctness criteria for persistent concurrent data structures is *detectable recoverability* [Friedman et al. 2018], which ensures both thread safety (correctness in non-crashing concurrent executions) and crash consistency (correctness in crashing executions). However, existing approaches to designing detectably recoverable concurrent data structures are either constrained to simple algorithms or incur high runtime overheads.

In this chapter, we present MEMENTO: a *general* and *high-performance* programming framework for detectably recoverable concurrent data structures in persistent memory (PM). To ensure general applicability across various data structures, MEMENTO supports primitive operations such as checkpoint and compare-and-swap, along with their composition using control constructs. To achieve high performance, MEMENTO employs a timestamp-based recovery strategy that requires fewer writes and flushes to PM compared to existing approaches. We formally prove that MEMENTO ensures detectable recoverability in the event of crashes. To demonstrate MEMENTO, we implement a lock-free stack, list, queue, and hash table, as well as a combining queue, all of which detectably recover from random crashes in stress tests and perform comparably to existing hand-tuned persistent data structures, both with and without detectable recoverability.

This chapter heavily builds on the work and writing presented in the following paper: [Cho et al. 2023b] **Kyeongmin Cho**, Seungmin Jeon, Azalea Raad, Jeehoon Kang. *Memento: A Framework for Detectable Recoverability in Persistent Memory.* **PLDI 2023.** 

**Outline** The remainder of this dissertation is structured as follows. §2 presents hardware semantic models for persistency in Intel-x86 and Armv8 architectures. §3 presents a general programming model for detectable recoverability in PM. Finally, §4 concludes this dissertation with a summary of our contributions and future work. Additionally, §A and §B provide appendices for §2 and §3, respectively, offering supplementary details including full definitions and proofs.

#### Chapter 2. Hardware Semantic Models

#### 2.1 Introduction

As discussed in §1, it is widely believed that PM will eventually supplant volatile memory [Pelley et al. 2014], allowing efficient access to persistent data. This belief is backed by industrial support. Specifically, the two major architectures, Intel-x86 and Armv8 which together account for almost 100% of the desktop and mobile market, have extended their official specifications to support persistent programming [Arm 2020; Intel 2024a]. Intel has further released open-source PM libraries such as PMDK [Intel 2024d], and manufactured its own line of PM, Optane DC persistent memory [Intel 2024b], with an extended academic study evaluating its performance [Izraelevitz et al. 2019]. PM is therefore expected to innovate high performance transactional systems [Volos et al. 2011; Liu et al. 2017; Lu et al. 2016; Kolli et al. 2016; Beadle et al. 2020; Hwang et al. 2015] and large-scale memory systems [Oukid et al. 2017; Shan et al. 2017; Lu et al. 2017].

However, building correct transactional systems over persistent memory is difficult in part due to *relaxed* persistency: writes to PM locations may not be persisted to memory in the program order due to micro-architectural optimizations such as out-of-order execution, store buffering, or caching protocols. For instance, consider the programs below:

Hereafter we assume all program variables in our examples are locations in PM<sup>1</sup> initialized to 0; variable reads and writes are architecture-level load and store instructions, e.g. mov on Intel-x86 and ldr, str in Armv8; and that flush represents a persistency fence, e.g. clflush on Intel-x86 and dc.cvap; dsb.sy on Armv8.<sup>2</sup>

In both examples we aim to establish the invariant  $I \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data}=42$  even in case of an unexpected crash. In the case of CommitWeak without a persistency fence, we fail to establish I over mainstream architectures such as Intel-x86 and Armv8: the two stores may persist to PM out of order, thereby allowing Commit=1, Data=0 upon crash recovery. By contrast, in the case of Commit1 the persistency fence at b ensures that the two stores persist in the intended (program) order, thereby establishing the invariant I. Microarchitecturally, flush Data blocks until the previous store on Data at a is persisted to PM, thus ensuring that the store at c always persists after that of a. As such, persistency fences are expensive and should be used sparingly.

Relaxed persistency is further complicated in multi-threaded settings. Consider the following program with two threads:

This example differs from Commit1 in that Data and Commit are written to by different threads. Once again, if the fence at c were removed, the desired invariant I would no longer hold: although the store on Data at a may be propagated (made visible) to the the right thread through cache coherence protocols, it may not be persisted to PM prior to the crash. As before, the fence at c ensures that the store at a (which was propagated to the right thread before c) persists to PM before the store at d, thus establishing I.

<sup>&</sup>lt;sup>1</sup>As in [Raad et al. 2019b], we assume all locations are durable locations in PM.

<sup>&</sup>lt;sup>2</sup>Armv8 recently introduced the dc.cvadp instruction that, unlike dc.cvap, guarantees persistence even in case of battery/hardware failures [Arm 2020]. We focus on dc.cvap in this dissertation, but most discussions also apply to dc.cvadp.

Note that during normal (non-crashing) executions, under both Intel-x86 and Armv8 no thread can observe the undesirable behavior Commit=1, Data=0 even without the fence at *c*, underlining the difference between the *consistency order* (the order in which stores are propagated across threads) and the *persistency order* (the order in which stores are persisted to PM). In general, relaxed concurrency models constrain the consistency order, while relaxed persistency models additionally constrain the persistency order, further compounding the complexity of relaxed concurrency.

In order to facilitate correct persistent programming with efficient use of persistency fences, existing work includes several persistency models [Pelley et al. 2014; Chakrabarti et al. 2014; Kolli et al. 2017; Gogte et al. 2018; Raad and Vafeiadis 2018; Raad et al. 2019a,b; Khyzha and Lahav 2021]. However, as we discuss below, these models have several shortcomings.

**Problem** To our knowledge, no existing persistency model (except for PTSO<sub>syn</sub> [Khyzha and Lahav 2021], discussed shortly below) satisfies all of the following properties simultaneously:

- (A) Describing mainstream architectures or languages: For a persistency model to be widely used and applied, it should describe the persistency behavior of mainstream hardware/software platforms such as readily available architectures, e.g. Intel-x86 [Intel 2024a] and Armv8 [Arm 2020], and ubiquitous languages, e.g. C/C++, over which several persistent libraries are implemented [Intel 2024d; Hwang et al. 2015]. Moreover, the model should be sufficiently relaxed that the behaviors observable on existing platforms are also allowed by the model. Otherwise, invariants that hold according to the model would be invalidated by executions on such platforms, rendering the model unsound for reasoning.
- (B) Supporting persistent synchronization patterns: A persistency model should support common synchronization patterns used in practical implementations of persistent objects, e.g. transactions or file systems. For instance, a model should prohibit undesirable behaviors, e.g. Commit=1, Data=0 in Commit1 and Commit2 that capture the essence of practical implementations of transactional systems. In particular, the model should be sufficiently strict that unobservable behaviors on existing platforms are also forbidden by the model. Otherwise, admitting unobservable behaviors in the model makes it impossible to reason about such patterns. Moreover, a model should serve as an objective correctness criteria for new, more efficient designs of persistent objects, and in doing so, guide such new designs.
- (C) Operational: An operational persistency model is desirable in that it enables stepping through an execution for debugging purposes. Moreover, operational models are more suitable for building high-level reasoning techniques such as program logics. By contrast, axiomatic models constrain the admitted behaviors through a set of axioms over full executions, making them undesirable for step-by-step reasoning (e.g. as in program logics).

The models of Pelley et al. [2014]; Raad and Vafeiadis [2018]; Kolli et al. [2017]; Gogte et al. [2018]; Chakrabarti et al. [2014] do not satisfy (A). Specifically, Pelley et al. [2014]; Kolli et al. [2017]; Gogte et al. [2018]; Chakrabarti et al. [2014] present language-level persistency models put forward as academic *proposals*, and are not supported by mainstream programming languages. Similarly, Raad and Vafeiadis [2018] propose a hardware persistency model, PTSO, by integrating buffered epoch persistency [Pelley et al. 2014] with the TSO architecture of x86/SPARC [Sewell et al. 2010]. However, PTSO is not supported by mainstream architectures of Intel-x86 and Armv8.

The PArmv8 model [Raad et al. 2019a, "PARMv8"] describes the persistency semantics of the Armv8 architecture, but is not operational (C). Moreover, as we discuss shortly in §2.2, the PArmv8 model is too weak



Figure 2.1: Relationship among Intel-x86 and Armv8 models.

in that it violates multi-copy atomicity. Similarly, the Px86 model [Raad et al. 2019b] describes the persistency semantics of the Intel-x86 architecture operationally and axiomatically.<sup>3</sup> However, as we discuss shortly, Px86 is too relaxed and does not always support persistent synchronization patterns in the presence of I/O (B).

Khyzha and Lahav [2021] developed the  $PTSO_{syn}$  model for Intel-x86 that fixes the Px86 problem regarding I/O and satisfies (A)–(C). However, they do not discuss this problem as they have a different motivation, i.e. presenting a model that better matches the developers' intuition [Khyzha and Lahav 2021, §1]. We discuss PTSO<sub>syn</sub> in more detail later in §2.8.

**Our Solution, Contributions and Outline** We propose a *unified operational style* for describing relaxed persistency using *views*, and develop view-based persistency models of Intel-x86/Armv8 that satisfy all three (A)-(C) properties. In doing so, we develop the *first* operational model for Armv8 persistency. Our operational models highlight 2 flaws in the existing (axiomatic) persistency models of Intel-x86 and Armv8. To remedy this, we develop a *unified axiomatic style* for persistency, adapt the the existing Intel-x86/Armv8 persistency models to our unified style, and repair their flaws.

The remainder of this chapter is organized as follows:

- We discuss the shortcomings of the existing persistency models of Intel-x86/Armv8 and present an intuitive account of our solution as view-based models (§2.2).
- We develop x86<sub>view</sub>, a new view-based model for Intel-x86 concurrency (§2.3).
- We develop Px86<sub>view</sub> (§2.3.5) and PArmv8<sub>view</sub> (§2.6.2), respectively extending the x86<sub>view</sub> and Armv8<sub>view</sub> [Pulte et al. 2019] models to account for persistency.
- We present Px86<sub>axiom</sub> (§2.4) and PArmv8<sub>axiom</sub> (§2.6.3), our axiomatic models of Intel-x86 and Armv8 persistency that simplify and repair the state-of-the-art models of the respective architectures [Raad et al. 2019b,a]. We

 $<sup>^{3}</sup>$ In [Raad et al. 2019b], the authors introduce two persistency models for Intel-x86: Px86<sub>man</sub> which formalizes the ambiguous and under-specified behavior described in the Intel reference manual [Intel 2024a], and Px86<sub>sim</sub> which simplifies and strengthens Px86<sub>man</sub> to capture the architectural intent envisaged by Intel engineers. In this dissertation we focus on the Px86<sub>sim</sub> model and simply refer to it as Px86.

prove that our axiomatic models are equivalent to the authoritative semantics reviewed by Intel and Arm engineers, modulo our proposed fixes (§2.4.4 and §2.6.3). Our proposed fix in PArmv8<sub>axiom</sub> has been reviewed by Arm engineers.

- We prove that Px86<sub>view</sub> and PArmv8<sub>view</sub> are equivalent to Px86<sub>axiom</sub> and PArmv8<sub>axiom</sub>, respectively. The equivalence proof is mechanized in Coq (§2.5 and §2.6.4).
- We develop a stateless model checker for persistency and use it to verify several representative examples under PArmv8<sub>view</sub> (§2.7). We conclude with related and future work (§2.8).

We present an overview of the concurrency and persistency models we present in this chapter in Fig. 2.1, summarizing their relationship with existing models in the literature.

#### 2.2 Overview

We discuss the shortcomings of Px86 and PArmv8 as regards to (B) ( $\S2.2.1$  and  $\S2.2.2$ ). We then present an intuitive account of our key idea to provide a persistency model that satisfies all three desired properties in (A)–(C) simultaneously ( $\S2.2.3$ ).

#### 2.2.1 The Px86 Model and Synchronous Flushes

The Px86 model [Raad et al. 2019b] is too weak in that its instruction for propagating stores to PM behaves *asynchronously*: executing clflush under Px86 does not block execution, and merely guarantees that the pending stores on the given location will be persisted to PM at some future point. For instance, if the generic flush Data instruction in Commit1 is replaced with its Intel-x86 analogue, clflush Data, then once clflush Data is executed, there is no guarantee under Px86 that the earlier stores on Data (including that at *a*) are persisted to PM; rather (1) these stores will be persisted to PM at some future point; and (2) they will be persisted to PM *before all future stores* (including that at *c*). In other words, the persistency ordering guarantees of clflush in (2) allows us to establish the desired invariant *I*, even though the effect of clflush Data may not immediately take place.

The asynchronous behavior of clflush is observable in the presence of *external operations* as they narrow down possible crash points through additional observations. For instance, consider the variant of Commit1 below where we replace the store to Commit with an analogous I/O operation that writes "commit" to file on disk:

(a) Data := 42 || (d) if (Flag != 0) {
 (b) flush Data || (e) log(file,"commit")} (СоммитЕ)
 (c) Flag := 1

Let us write C to denote that file contains "commit". Under Px86 it is possible to observe the post-crash state S: Data= $0 \land C$ ; i.e. when the I/O operation is executed, the asynchronous effect of clflush may not have taken place yet.

As such, to support persistency synchronization patterns such as CommitE in the presence of external operations under Px86, we must strengthen Px86 by modeling the behavior of clflush *synchronously*. Let us write SPx86 for a strengthening of Px86 in which clflush instructions are executed synchronously, i.e. they block until all pending stores on the location are persisted to PM. In the absence of external operations such as I/O or network messages, the asynchronous behavior of clflush cannot be observed, i.e. SPx86 is indistinguishable from Px86. By contrast, in the presence of external operations, only SPx86 satisfies an invariant analogous to that

of Commit1:  $C \Rightarrow$  Data=42; i.e. once the I/O operation is executed, the synchronous effect of clflush must have taken place and S cannot be observed.

#### 2.2.2 The PArmv8 Model and Multi-Copy Atomicity

The PArmv8 model [Raad et al. 2019a] is too weak in that it violates the principles of *multi-copy atomicity* (MCA) which ensures that a write by one thread is made visible to all other threads simultaneously. Although Armv8 was originally non-MCA, it was recently simplified to observe MCA [Pulte et al. 2017]. However, the persistency extension of Armv8 in PArmv8 violates MCA by allowing the following behavior regarding persistency:

$(a) Y \coloneqq 1$	$(f) X \coloneqq 1$	
$(b) \ {\tt dsb.sy}$	(g) dsb.sy	
(c) flushopt x	(h) flushopt y	(FlushMCA)
$(d)  {\tt dsb.sy}$	(i) dsb.sy	
$(e) Z \coloneqq 1$	$(j) W \coloneqq 1$	

Executing flushopt X persists all pending stores on the same cache line as X *asynchronously.*<sup>4</sup> Moreover, if flushopt X is followed by a data synchronization barrier, dsb.sy, its effects take place *synchronously*; i.e. executing dsb.sy awaits the completion of all earlier flushopt by the same thread.

We argue that MCA should preclude the post-crash state  $S : Z = W = 1 \land X = Y = 0$ . First, to observe Z = W = 1 after a crash, the two threads should have fully executed to the end. Second, to observe Y = 0 after a crash, (*a*) should not have been made visible to (*h*) prior to the crash, and thus (*h*) must be ordered before (*a*). Third, (*g*) must be ordered before (*h*) and (*a*) before (*b*) because (*g*) and (*b*) are fences. Transitively, (*g*) must be ordered before (*h*), (*a*), and then (*b*). As such, (*f*) should be visible to (*c*), thus ensuring X = 1 after the crash and precluding the behavior in S.<sup>5</sup>

To ensure MCA for persistency, we must thus strengthen PArmv8 by enforcing an order between a flush (e.g. c) and a write on the same location that is not persisted by the flush (e.g. f). Let us write SPArmv8 for such a strengthening of PArmv8. Under SPArmv8, if X = 0 after a crash, then (c) is ordered before (f); (a) is ordered before (h); Y = 1 is persisted to the PM; and thus S cannot be observed.

Upon discussing FlushMCA with engineers at Arm, they confirmed that this non-MCA behavior is indeed prohibited and our proposal in §2.6.3 is the correct interpretation of Arm architecture reference manual [Arm 2020].

#### 2.2.3 Our Solution: View-Based Operational Models

We present view-based operational models for the relaxed persistency behavior of Intel-x86/Armv8 architectures that satisfy all three properties in (A)–(C). We build our model over the view-based model of Armv8/RISC-V relaxed-memory *concurrency* [Pulte et al. 2019]. Intuitively, view-based models [Kang et al. 2017; Lee et al. 2020; Pulte et al. 2019] combine two key ideas: (1) recording the entire *store history* in the memory and allowing threads to read old values; and (2) imposing ordering constraints with per-thread *views* representing the set of stores propagated to each thread and thus constraining the outcomes of future loads and stores by a thread. Here, we further introduce the notion of *persistency views* for each location *l*, denoting the set of stores on *l* that have persisted to PM and thus will survive a crash.

<sup>&</sup>lt;sup>4</sup>For the sake of uniformity with our respective Intel-x86 models, we write flushopt X in lieu of the Armv8 instruction dc cvap X.

<sup>&</sup>lt;sup>5</sup>The reader may have noted that this behavior is forbidden even if the dsb.sy at (b) and (g) are replaced with the weaker dmb.sy. We opt for dsb.sy to simplify the example by using only one kind of fence.



Figure 2.2: A view-based execution of Commit1.

We next illustrate these ideas through a view-based execution of Commit1 in Fig. 2.2, comprising a single thread *tid*. At each execution stage, the store history is recorded in memory as an indexed (timestamped, e.g. @1) list of stores; the view of *tid* records (the timestamp of) the latest store propagated to *tid* (the *tid*-labelled arrow); and the persistency view of each location l records (the timestamp of) the latest store on l that has persisted to PM (the PM[l]-labelled arrows).

The initial memory is M = [], denoting the empty history (no stores have executed), depicted as init at timestamp 0 (@0); the *tid* view is v = @0 (no stores have propagated to *tid*); and the persistency view of each location l is  $v_{PM}[l] = @0$  (no stores on l have persisted to PM). Subsequently:

- (a) Executing Data := 42 appends its store to memory ( $M = [\langle Data := 42 \rangle @1]$ ), and advances the *tid* view (v = @1): the store is executed by and thus propagated to *tid*.
- (b) Executing flush Data joins the persistency view of Data with the *tid* view ( $v_{PM}[Data] = @1$ ), ensuring that the latest Data store propagated to *tid* is persisted to PM.
- (c) Analogously, executing Commit := 1 yields v = @2 and  $M = [\langle Data := 42 \rangle @1, \langle Commit := 1 \rangle @2].$

The post-crash outcomes (PM contents) are then determined by the persistency views. Concretely, after a crash each PM location l may contain a value written by a store whose timestamp is at least  $v_{PM}[l]$ . For instance, if a crash occurs after executing flush Data, then in the post-crash state  $v_{PM}[Data] = @1$  and thus Data = 42@1; i.e. Data := 42 must have persisted to PM, establishing invariant I.

We next describe an execution of Commit2, where  $tid_1$  and  $tid_2$  denote the left and right threads, respectively. Initially, the memory is M = []; the persistency view is  $v_{\rm PM} = \lambda l.@0$ ; and the  $tid_i$  view is  $v_i = @0$  (for  $i \in \{1, 2\}$ ). Then:

- (a) Executing Data := 42 yields  $M = [\langle \text{Data} := 42 \rangle @1], v_1 = @1.$
- (b) Thread  $tid_2$  may then load Data = 42 as its view timestamp ( $v_2 = @0$ ) is less than @1 of Data := 42. After loading Data = 42, the  $tid_2$  view is joined with @1:  $v_2 = @1$ .
- (c) Executing flush Data yields  $v_{\rm PM}$ [Data] = @1.
- (d) Executing Commit := 1 results in  $M = [\langle Data := 42 \rangle @1, \langle Commit := 1 \rangle @2]$  and  $v_2 = @2$ .

As with Commit1, the invariant *I* holds in case of a crash.

Our models indeed satisfy all desired properties. (A) Our models capture the persistency behavior of the mainstream Armv8 and Intel-x86 architectures. Specifically, we prove that our models are equivalent (modulo fixes) to the axiomatic models of Raad et al. [2019a,b] reviewed by Intel/Arm engineers. Our equivalence proof is mechanized in Coq [Coq 2024] and is publicly available [Cho et al. 2021a]. (B) Our models support persistent synchronization patterns such as those of Commit1 and Commit2. (C) Our models are operational as with the existing family of view-based models [Kang et al. 2017; Pulte et al. 2019]. Furthermore, to support reasoning about programs over our models, we develop a stateless model checking algorithm and tool for persistency verification,

 $p ::= s_1 || \dots || s_n$   $s \in \text{Stmt} ::= \text{skip} | s_1; s_2 | \text{ if } e \text{ then } s_1 \text{ else } s_2 | \text{ while } (e) s | r := e$   $| r := \text{pload}(e) | \text{ store } [e_1] e_2 | r := \text{ rmw } rop [e]$   $| \text{ fence}_f | \text{ flush } e | \text{ flushopt } e$   $rop \in \text{Rmw} ::= \text{ fetch-op } op \ e | \text{ cas } e_1 \ e_2$   $f \in \text{F} ::= \text{ sfence } | \text{ mfence}$   $e \in \text{Expr} ::= v | r | (e_1 \ op \ e_2) \qquad op \in \text{O} ::= + | - | \dots$   $v \in \text{Val} = \mathbb{Z} \qquad r \in \text{VReg} = \mathbb{N} \qquad l \in \text{PLoc} = \text{Val}$ 

Figure 2.3: Intel-x86 concurrency and persistency language.

and use it to verify several representative examples under PArmv8<sub>view</sub>.<sup>6</sup> Our model checking tool and verified examples are open-source and publicly available [Cho et al. 2021a].

### 2.3 Px86<sub>view</sub>: A View-Based Model for Intel-x86 Persistency

We develop  $Px86_{view}$ , a view-based model for Intel-x86 persistency. We present a simple language for Intel-x86 concurrency and persistency (§2.3.1) used throughout this section. We develop  $x86_{view}$ , a new Intel-x86 concurrency model we use as a baseline (without persistency) and its two key ideas: store histories (§2.3.2) and views (§2.3.3); we describe how we support read-modify-writes (§2.3.4). We then extend  $x86_{view}$  with persistency and develop  $Px86_{view}$  (§2.3.5).

#### 2.3.1 Language for Intel-x86 Persistency

To keep our presentation concrete, we use the language in Fig. 2.3 for Intel-x86 concurrency and persistency. A program p consists of concurrent statements run by distinct threads. A statement s is given by the standard 'while' language over register machines with concurrent memory instructions. The instruction r := pload(e) reads from the (PM) location denoted by expression e and returns it in register r. The store  $[e_1] e_2$  reads the value denoted by  $e_2$  and stores it at the location denoted by  $e_1$ . Analogously, r := rmw rop [e] evaluates the expressions rop, performs an RMW ('read-modify-write') operation (e.g. 'compare-and-swap') on the location denoted by e, and returns its old value in r. Finally, fence f issues a memory 'fence' such as sfence or mfence; and flush e and flushopt e persist to PM the pending stores on the cache line containing the location given by e.

#### 2.3.2 The x86<sub>view</sub> Model

We present  $x86_{view}$ , our view-based operational model for Intel-x86 concurrency, in Fig. 2.4. Our design of  $x86_{view}$  is inspired by Armv8<sub>view</sub>, a view-based concurrency model of Armv8 [Pulte et al. 2019]. As Intel-x86 concurrency is simpler than that of Armv8, we develop  $x86_{view}$  by removing certain Armv8<sub>view</sub> features. Here, we highlight the interesting aspects of Intel-x86 and refer the reader to §A.1 for the full details.

<sup>&</sup>lt;sup>6</sup>As a proof of concept, we focus on model checking only Armv8 persistency. This is sufficient to showcase the feasibility of model checking for hardware persistency since Armv8 is more complex than Intel-x86 with a bigger search space. We believe it is straightforward to adapt our approach to Intel-x86 persistency, especially given our unified semantic style for persistency.

$$\begin{array}{l} \langle \vec{T}, M \rangle \in \operatorname{Machine} \stackrel{\triangle}{=} (\operatorname{TId} \to \operatorname{Thread}) \times \operatorname{Memory} \\ tid \in \operatorname{TId} \stackrel{\triangle}{=} \mathbb{N} \qquad T \in \operatorname{Thread} \stackrel{\triangle}{=} \operatorname{Stmt} \times \operatorname{TState} \\ M \in \operatorname{Memory} \stackrel{\triangle}{=} \operatorname{list} \operatorname{Msg} \qquad w \in \operatorname{Msg} \stackrel{\triangle}{=} \langle \operatorname{loc}: \operatorname{PLoc}; \operatorname{val}: \operatorname{Val}; \operatorname{tid}: \operatorname{TId} \rangle \\ \langle l := v \rangle_{tid} \stackrel{\triangle}{=} \langle \operatorname{loc} = l; \operatorname{val} = v; \operatorname{tid} = tid \rangle \qquad t \in \operatorname{Time} \stackrel{\triangle}{=} \mathbb{N} \qquad v \in \mathbb{V} \stackrel{\triangle}{=} \operatorname{Time} \\ ts \in \operatorname{TState} \stackrel{\triangle}{=} \left\langle \begin{array}{c} \sigma: \operatorname{VReg} \to \operatorname{Val}; \\ \operatorname{coh}: \operatorname{PLoc} \to \mathbb{V}; \quad \operatorname{v_{rNew}}: \mathbb{V}; \end{array} \right\rangle \end{array}$$

(INIT)

$p = s_1 \mid\mid \ldots \mid\mid s_n$	$\vec{T}[tid], M \to_{tid} T', M'$
$\overline{\operatorname{init}(p, \langle \lambda tid. \langle s_{tid}, \langle \sigma = \lambda_{-}. 0; coh = \lambda_{-}. @0; v_{rNew} = @0 \rangle \rangle, [] \rangle)}$	$\langle \vec{T}, M \rangle \rightarrow \langle \vec{T}[tid \mapsto T'], M' \rangle$
(STOPF)	

(MACHINE)

	()	
(NOT-OVERWRITTEN)	$l = \llbracket e_1 \rrbracket_{ts.\sigma}$ $v = \llbracket e_2 \rrbracket_{ts.\sigma}$ $ts.coh[l] \sqsubseteq t$	$\sqcup_l ts.coh[l] \sqsubseteq t$
$\forall t \in (v_2, v_1]. \ M[t]. loc \neq l$	$t =  M  + 1  M' = M + + \left[ \langle l \coloneqq v \rangle_{tid} @t \right]$	$ts' = ts[coh[l] \mapsto t]$
$v_1 \sqsubseteq_{M,l} v_2$	$(\text{store } [e_1] e_2, t_s), M \rightarrow_{tid} (\text{skip}, t_s)$	(ts'), M'

(LOAD)

$l = \llbracket e \rrbracket_{ts.\sigma}  M[t] = \langle l \coloneqq v \rangle  \underline{ts.coh[l]} \sqsubseteq t  \underline{ts.v_{rNew}} \sqsubseteq_{M,l} t$	(MFENCE)
$ts' = ts[\sigma[r] \mapsto v, coh[l] \mapsto t, v_{rNew} \mapsto_{\sqcup} t \neq ts.coh[l] ? t]$	$ts' = ts[v_{rNew} \mapsto_{\sqcup} \sqcup_l ts.coh[l]]$
$(r \coloneqq \texttt{pload}(e), ts), M \rightarrow_{tid} (\texttt{skip}, ts'), M$	$(\texttt{mfence}, ts), M \rightarrow_{tid} (\texttt{skip}, ts'), M$

Figure 2.4: States and transitions of x86<sub>view</sub> (excerpt).

**States** We represent a machine as a pair  $\langle \vec{T}, M \rangle$ , comprising a thread map  $\vec{T}$  and a memory M. A thread map associates each thread with a statement and a thread state. A thread state  $ts \in \text{TState}$  consists of a register map,  $\sigma$ , assigning values to registers, and per-thread 'views' (described in §2.3.3). A memory is a list of messages; a message is a triple  $\langle l \coloneqq v \rangle_{tid}$  comprising a memory location (l), a value stored (v), and the id (tid) of the thread storing it. We write  $\langle l \coloneqq v \rangle_{tid}$   $\mathbb{Q}t$  to denote that  $\langle l \coloneqq v \rangle_{tid}$  is issued at timestamp (index) t, starting from index @1. For simplicity, we assume a memory contains the initial message  $\langle l \coloneqq 0 \rangle$   $\mathbb{Q}0$  for each l.

**Transitions of x86**<sub>view</sub> In the initial state for a program p (INIT), thread statements are those in p; the register maps are  $\lambda_{-}.0$ ; the views are @0; and the memory is empty ([]).

The transitions for control flow and assignment are standard (omitted). The (MACHINE) transition of x86<sub>view</sub> models thread interleaving as in sequential consistency (SC) [Lamport 1979].

Nevertheless, x86<sub>view</sub> allows relaxed (weaker than SC) behaviors since it records the entire history of stores in its memory as a list of messages, and allows threads to read stale values. Ignoring the colored premises (described later), when executing a store (**STORE**), a thread determines the location l and the value v, and appends a new message  $\langle l := v \rangle$  to the memory. Analogously, when executing r := pload(e) (LOAD), a thread determines the location l, chooses a message  $\langle l := v \rangle @t$  from the memory, and assigns v to r in the register map. Crucially, the chosen message need not be the latest one, thus allowing a stale value to be read. However, the chosen message should not have been overwritten (NOT-OVERWRITTEN) from the thread's point of view. We describe the remaining transitions shortly.

Table 2.1: Informal description of concurrency vi	ews.
---	------

View	Past	Future
coh[l]	Upper bound of past reads and writes on $l$	Lower bound of future reads and writes on $l$
V <sub>rNew</sub>	Upper bound of past updates; upper bound of external reads (from other threads)	Lower bound of future reads

**Store Buffering** Recording stores as messages allows store buffering, a representative relaxed behavior of Intel-x86:

(a) 
$$X := 1$$
  
(b)  $r_1 := y / / = 0$   $(c) Y := 1$   
(d)  $r_2 := x / / = 0$  (SB)

While the relaxed outcome  $r_1 = r_2 = 0$  is prohibited under SC, it is allowed under Intel-x86 and may arise in x86<sub>view</sub> by: (*a*) writing  $\langle X := 1 \rangle_{tid_1} @1$ ; (*b*) reading  $\langle Y := 0 \rangle @0$ ; (*c*) writing  $\langle Y := 1 \rangle_{tid_2} @2$ ; and most importantly, (*d*) reading the old value  $\langle X := 0 \rangle @0$  that is overwritten by (*a*).

#### 2.3.3 Concurrency Views

The model described thus far is too weak in that it allows behaviors prohibited under Intel-x86. We next describe how we strengthen the model to forbid such behaviors through *views*, as summarized in Table 2.1.

**Coherence** Intel-x86 orders loads and stores on the same location in a single thread as illustrated below:

(a) 
$$X := 20$$
 // = @2  
(b)  $X := 10$  //  $\neq$  @1  
(c)  $r_1 := X$  //  $\neq$  @1  
(d)  $r_2 := Y$  // = @4  
(e)  $Y := 30$  //  $\neq$  @3  
(f)  $r_3 := Y$  //  $\neq$  @3

The first thread issues  $\langle X \coloneqq 20 \rangle$  @2, and then writes to X again and reads from it. Coherence orders (*a*) before (*b*) and (*c*) since they access the same location, thus forbidding them from accessing earlier timestamps, e.g. @1. Similarly, the second thread reads the message  $\langle Y \coloneqq 40 \rangle$  @4, and then writes to Y and reads from it again. Coherence orders (*d*) before (*e*) and (*f*) as they access the same location, thus forbidding them from accessing earlier timestamps, e.g. @3.<sup>7</sup>

To enforce coherence, we introduce *coherence views* that record past thread behaviors and simultaneously constrain future thread behaviors. Specifically, for each location l, a thread state ts records a coherence view in ts.coh[l] as a timestamps (initialised to @0) representing an index in memory. The ts.coh[l] represents the maximum (latest) timestamp observed for l by the thread; moreover, it forbids the thread from accessing messages of l with earlier timestamps than ts.coh[l]. Put formally, in (LOAD) and (STORE) we additionally require  $ts.coh[l] \subseteq t$  in the premise and update  $ts'.coh[l] \mapsto t$  in the conclusion.

These changes indeed forbid the undesirable behavior in Coh: (a) updates ts.coh[X] to @2, forbidding (b) and (c) from accessing @1. Similarly, (d) updates ts.coh[Y] to @4, forbidding (e) and (f) from accessing @3.

<sup>&</sup>lt;sup>7</sup>Indeed, coherence between an access and a write is already enforced through (**STORE**) : stores always append messages to the end of memory. Nevertheless, we explicitly order them with views to achieve (i) uniformity with other coherence orders and (ii) correspondence with Armv8<sub>view</sub>, where stores may add messages in places other than the end of memory.

**Message Passing** In addition to coherence, Intel-x86 orders certain accesses on different locations via 'message passing':

(a) Data := 42 (c) 
$$r_1 := Flag$$
 // = 1  
(b) Flag := 1 (d)  $r_2 := data$  //  $\neq 0$  (MP)

If the right thread reads 1 is from Flag, then it should read 42 from Data as (a) is ordered before (d) as follows:

- (a) before (b): A load or store is ordered before later stores. To enforce this, in (STORE) we additionally require □<sub>l</sub> ts.coh[l] □ t in the premise.<sup>8</sup>
- (b) **before** (c): A store is ordered before loads that read from it ("message passing"). This is already enforced as the store message read by the load is issued before it.
- (c) before (d): A load is ordered before a later load. To enforce this, we introduce the *new-read view*. Specifically, a thread state *ts* includes a 'new-read' view, *ts*.v<sub>rNew</sub>, recording the maximum (latest) view previously read by the thread. Moreover, it forbids the thread's future loads (on any location) from reading messages that are overwritten by *ts*.v<sub>rNew</sub>. Put formally, in (LOAD) we require *ts*.v<sub>rNew</sub> ⊑<sub>M,l</sub> *t* (i.e. *t* is not overwritten by *ts*.v<sub>rNew</sub> in *M* as far as *l* is concerned; see (NOT-OVERWRITTEN) for details) in the premise and *ts'*.v<sub>rNew</sub> ↦<sub>⊥</sub> *t* (shorthand for *ts'*.v<sub>rNew</sub> = *ts*.v<sub>rNew</sub> ⊥ *t*) in the conclusion.

These changes ensure 'message passing' in MP: (a) the left thread issues  $\langle \text{Data} := 42 \rangle @1$ , updating  $ts_1.\operatorname{coh}[\text{Data}]$  to @1; and (b) issues  $\langle \text{Flag} := 1 \rangle @2$ , updating  $ts_1.\operatorname{coh}[\text{Flag}]$  to @2; (c) the right thread reads  $\langle \text{Flag} := 1 \rangle @2$ , updating  $ts_2.\operatorname{coh}[\text{Flag}]$  and  $ts_2.\operatorname{v}_{rNew}$  to @2; (d) it then cannot read  $\langle \text{Data} := 0 \rangle @0$  as  $ts_2.\operatorname{v}_{rNew} = @2 \not\subseteq_{M,\operatorname{Data}} @0$ .

**Store Buffering with Fences** As shown in SB, Intel-x86 may reorder a store and a later load on different locations. If necessary, one can prevent this by inserting fences:

(a) X := 1	(d) $Y := 1$	
$(b)  {\tt mfence}$	(e) mfence	(SBFence)
(c) $r_1 := y / / = 0$	(f) $r_2 := x // \neq 0$	

To model this, in the conclusion of (MFENCE) we join  $ts.v_{rNew}$  with  $\bigsqcup_l ts.coh[l]$ , thus forbidding store buffering. Without loss of generality, assume  $M = [\langle X \coloneqq 1 \rangle @1, \langle Y \coloneqq 1 \rangle @2]$ . The right thread then (d) issues  $\langle Y \coloneqq 1 \rangle @2$ , updating  $ts_2.coh[Y]$  to @2; (e) executes mfence, updating  $ts_2.v_{rNew}$  to @2; and (f) cannot read  $\langle X \coloneqq 0 \rangle @0$  as  $ts_2.v_{rNew} = @2 \not \sqsubseteq_{M,X} @0$ .

**Forwarding** By strengthening x86<sub>view</sub> we have precluded forbidden Intel-x86 behaviors. However, x86<sub>view</sub> is now too strong and must be weakened to allow store forwarding:

(a) 
$$X := 1$$
  
(b)  $r_1 := X / / = 1$   
(c)  $r_2 := Y / / = 0$   
(d)  $Y := 1$   
(e)  $r_3 := Y / / = 1$  (SBFwD)  
(f)  $r_4 := X / / = 0$ 

While (b) and (c) are ordered, (a) and (c) are not because (b) is forwarded from (a) in the same thread, thus allowing the reordering of (a) after (b) and (c). To model this, in **(LOAD)** the new-read view is joined with the read message's timestamp only if it is written by a different thread. This is denoted by the conditional

<sup>&</sup>lt;sup>8</sup>The astute reader may have noticed that this condition is stronger than the coherence requirement  $ts.coh[l] \sqsubseteq t$  and thus makes it redundant. Nevertheless, we explicit include the two conditions to emphasize the two requirements, namely coherence and ordering.

(RMW-FAIL)

$$\begin{split} l &= \llbracket e \rrbracket_{ts.\sigma} \quad M[t] = \langle l \coloneqq v \rangle \quad \llbracket rop \rrbracket_{ts.\sigma}(v, \bot) \\ \underbrace{ts.\operatorname{coh}[l] \sqsubseteq t \quad ts.v_{\mathsf{rNew}} \sqsubseteq_{M,l} t \quad ts' = ts[\sigma[r] \mapsto v, \operatorname{coh}[l] \mapsto t, \mathsf{v}_{\mathsf{rNew}} \mapsto_{\sqcup} t \neq ts.\operatorname{coh}[l] ? t}_{(r \coloneqq \operatorname{rmw} rop \ [e], ts), M \to_{tid} (\mathsf{skip}, ts'), M} \end{split}$$

(RMW)

Figure 2.5: RMW transitions of x86<sub>view</sub>.

notation  $ts'.v_{rNew} \mapsto_{\Box} t \neq ts.coh[l]$ ? t, stating that if  $t \neq ts.coh[l]$ , then  $ts'.v_{rNew} \mapsto_{\Box} t$ ; otherwise,  $ts'.v_{rNew}$  is left unchanged. These changes then admit the behavior in SBFwd. Without loss of generality, assume  $M = [\langle X := 1 \rangle @1, \langle Y := 1 \rangle @2]$ . The right thread (d) writes  $\langle Y := 1 \rangle @2$ , updating  $ts_2.coh[Y]$  to @2; (e) reads  $\langle Y := 1 \rangle @2$ , without updating  $ts_2.v_{rNew}$  thanks to forwarding; and (f) reads  $\langle X := 0 \rangle @0$  as  $ts_2.v_{rNew} = @0 \sqsubseteq_{M,X} @0$ .

#### 2.3.4 Supporting Read-Modify-Writes (RMW)

The RMW transitions (Fig. 2.5) are obtained by combining the transitions of loads, stores and mfences. A failed RMW (**RMW-FAIL**) degenerates to a load;<sup>9</sup> if an RMW fails, then  $[\![rop]\!]_{ts.\sigma}(v_1, \bot)$  holds (e.g.  $[\![cas \ 4\ 5]\!]_{rmap}(3, \bot)$  but not  $[\![cas \ 4\ 5]\!]_{rmap}(4, \bot)^{10}$ ). A successful RMW (**RMW**) atomically reads from and writes to a location; if an RMW succeeds, then  $[\![rop]\!]_{ts.\sigma}(v_1, v_2)$  holds (e.g.  $[\![cas \ 3\ 5]\!]_{rmap}(3, 5)$  or  $[\![fetch-add \ 1]\!]_{rmap}(4, 5)$ ). Moreover, atomicity requires that there be no intervening messages on the same location between those read and written by the RMW; i.e.  $t_2 - 1 \sqsubseteq_{M,l} t_1$ . Lastly, as with mfences, we join  $ts.v_{rNew}$  with  $\bigsqcup_l ts.coh'[l]$ .

As we show in §2.5, our x86<sub>view</sub> model is *equivalent* to the authoritative axiomatic model reviewed by Intel engineers.

#### 2.3.5 Persistency Views

We next develop  $Px86_{view}$  by extending  $x86_{view}$  with persistency. As discussed in §2.2.3, the key idea is *persistency views*, determining persisted messages as summarized in Table 2.2.

**Synchronous Flush** As shown in Fig. 2.6, in order to model the behaviour of flush instructions synchronously, we extend a thread state ts with a persistency view,  $ts.v_{pCommit}$ . For each location l, the  $ts.v_{pCommit}[l]$  denotes the maximum view (timestamp) of the messages on l that have persisted to PM. Executing a flush (**FLUSH**) determines the location l, and for each location l' on the same cache line as l, joins  $ts.v_{pCommit}[l']$  with the maximum coherence view v, thus persisting those messages of l' propagated to the thread (i.e. all earlier writes on l'). (The *asynchronous persistency view*,  $ts.v_{pAsync}[l']$ , will be described shortly.) After a crash (**CRASH**), the

<sup>&</sup>lt;sup>9</sup>The semantics of failed RMWs in Intel-x86 is not fully agreed upon in the literature. Our model assumes a failed RMW to degenerate to a load; an alternative model may additionally assume that failed RMWs execute a memory fence. Nevertheless, we can straightforwardly adapt our model to support this by extending (**RMW-FAIL**) with the effects of (**MFENCE**).

<sup>&</sup>lt;sup>10</sup>Here we assume compare-and-swaps are strong: they do not fail spuriously. In our Coq formalization, we also support weak compareand-swaps.

View	Past	Future
$V_{pReady}$	Upper bound of past external reads (from other threads)	Lower bound of messages to be asynchronously flushed by future flushopt
$v_{pAsync}[l]$	Upper bound of past flush/flushopt on the same cache line as <i>l</i>	Lower bound of messages on $l$ to be persisted by future fences/updates
$v_{pCommit}[l]$	Upper bound of past (1) flush l'; and (2) flushopt l' followed by fences/updates, where l' is on the same cache line as l	Lower bound of persisted messages on $l$ to survive a crash

Table 2.2: Informal description of persistency views.

contents of PM, SM ('sequential memory'), satisfy the following condition for each location l: SM[l] holds the value of some message on l whose timestamp t is not overwritten by any thread's persistency view on l.

This indeed establishes the invariant  $I \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data}=42$  for Commit2. After executing the left thread,  $M = [\langle \text{Data} \coloneqq 42 \rangle @1]$ . The right thread (b) reads  $\langle \text{Data} \simeq 42 \rangle @1$ , updating  $ts_2.\text{coh}[\text{Data}]$  and  $ts_2.\text{v}_{\text{rNew}}$  to @1; (c) persists the message  $ts_2.\text{coh}[\text{Data}] = @1$ , updating  $ts_2.\text{v}_{\text{pCommit}}[\text{Data}]$  to @1; and (d) writes  $\langle \text{Commit} \coloneqq 1 \rangle @2$ . After a crash, if  $\langle \text{Commit} \coloneqq 1 \rangle @2$  has persisted, then (d) must have been executed; therefore  $ts_2.\text{v}_{\text{pCommit}}[\text{Data}] = @1$  and Data = 42.

**Asynchronous Flush** flushopt is a weaker variant of flush that may be reordered after certain instructions, and thus its execution may be delayed until a later fence/RMW. This may improve performance when persisting multiple locations:

(a) Data1 := 42	(c) i	f (Data2 != 0) {	
(b) Data2 $\coloneqq$ 7	(d)	flushopt Data1	
	(e)	flushopt Data2	(СоммітОрт)
	(f)	sfence	
	(g)	Commit $\coloneqq 1$ }	

Similarly to Commit2, the invariant  $I' \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data}=42 \land \text{Data}=7$  always holds. The sfence (f) awaits the completion of both (d) and (e), reducing I/O latency.

To model flushopt instructions, we extend a thread state ts with (1)  $ts.v_{pReady}$ , denoting the view to be persisted asynchronously at a subsequent flushopt; and (2)  $ts.v_{pAsync}[l]$ , denoting the maximum view of messages on l that have been persisted asynchronously.

The additional transitions of Px86<sub>view</sub> are given in Fig. 2.6. Executing flushopt l (FLUSHOPT) or flush l (FLUSH) joins, for each location l' on the same cache line as l,  $ts.v_{pAsync}[l']$  with  $ts.v_{pReady}$  and the maximum coherence view, v, of the cache line. Executing a fence in (MFENCE) and (SFENCE), or a successful RMW in (RMW), joins  $ts.v_{pCommit}$  with  $ts.v_{pAsync}$  and  $ts.v_{pReady}$  with  $\bigsqcup_l ts. \operatorname{coh}[l]$ . Executing a load or a failed RMW in (LOAD) and (RMW-FAIL) joins  $ts.v_{pReady}$  with the read message's timestamp unless forwarded.

This allows us to establish I' for CommitOpt. Without loss of generality, let  $M = [\langle Data1 := 42 \rangle @1, \langle Data2 := 7 \rangle @2]$ . The right thread then (c) reads  $\langle Data2 := 7 \rangle @2$ , updating  $ts_2.coh[Data2]$ ,  $ts_2.v_{rNew}$  and  $ts_2.v_{pReady}$  to @2; (d, e) asynchronously persists  $ts_2.v_{pReady} = @2$  to Data1 and Data2,

$$\textit{ts} \in \mathrm{TState} \triangleq \Big\langle \; ...; \; \; \mathsf{v}_{\mathsf{pReady}} : \mathbb{V} \; ; \; \; \mathsf{v}_{\mathsf{pAsync}}, \mathsf{v}_{\mathsf{pCommit}} : \mathrm{PLoc} \to \mathbb{V} \; ; \Big\rangle$$

(FLUSH)

 $\frac{l = \llbracket e \rrbracket_{ts.\sigma} \quad v = \sqcup_{l'} ts.\operatorname{coh}[l'] \qquad ts' = ts[\mathsf{v}_{\mathsf{pAsync}} \mapsto_{\sqcup} \lambda l'. cl(l,l') ? v, \mathsf{v}_{\mathsf{pCommit}} \mapsto_{\sqcup} \lambda l'. cl(l,l') ? v]}{(\mathsf{flush} \, e, ts), M \to_{tid} \, (\mathsf{skip}, ts'), M}$ 

 $\frac{(\texttt{FLUSHOPT})}{l = \llbracket e \rrbracket_{ts.\sigma} \quad v = \sqcup_{l'} cl(l,l') ? ts.\texttt{coh}[l'] \qquad ts' = ts[\mathsf{v}_{\texttt{pAsync}} \mapsto_{\sqcup} \lambda l'. cl(l,l') ? (v \sqcup ts.\mathsf{v}_{\texttt{pReady}})]}{(\texttt{flushopt} e, ts), M \to_{tid} (\texttt{skip}, ts'), M}$ 

(SFENCE)	(LOAD)
$ts' = ts[v_{pReady} \mapsto_{\sqcup} \sqcup_l ts.coh[l], v_{pCommit} \mapsto_{\sqcup} ts.v_{pAsync}]$	$\cdots ts' = ts[\cdots, v_{pReady} \mapsto_{\sqcup} t \neq ts.coh[l] ? t]$
$(\texttt{sfence}, ts), M \rightarrow_{tid} (\texttt{skip}, ts'), M$	$(r \coloneqq \texttt{pload}(e), ts), M \rightarrow_{tid} (\texttt{skip}, ts'), M$

$$\frac{\text{(CRASH)}}{\forall l. \exists t. M[t] = \langle l := SM[l] \rangle \land \forall (\_, ts) \in \vec{T}. ts. \mathsf{v}_{\mathsf{pCommit}}[l] \sqsubseteq_{M,l} t}{\langle \vec{T}, M \rangle \rightarrow_{\mathsf{crash}} SM}$$

Figure 2.6: States and transitions of Px86<sub>view</sub> where the highlighted rule denotes the *extension* of LOAD transition from Fig. 2.4 as shown; the premises of MFENCE, RMW and RMW-FAIL are analogously extended and omitted here.

updating  $ts_2.v_{pAsync}$ [Data1],  $ts_2.v_{pAsync}$ [Data2] to @2; (f) awaits the completion of (d) and (e), updating  $ts_2.v_{pCommit}$ [Data1] and  $ts_2.v_{pCommit}$ [Data2] to @2; (g) writes (Commit := 1)@3. After a crash, if (Commit := 1)@3 is persisted, then (g) must have been executed;  $ts_2.v_{pCommit} =$ [Data1  $\mapsto$  @2, Data2  $\mapsto$  @2]; and thus Data1 = 42 and Data2 = 7.

The resulting model,  $Px86_{view}$ , is proven equivalent to the authoritative axiomatic model reviewed by Intel engineers [Raad et al. 2019b] (modulo the fix discussed in §2.2.1 – see §2.5).

### 2.4 Fixing and Simplifying the Px86 Model

We present  $Px86_{axiom}$ , a new axiomatic model for Intel-x86 persistency that simplifies Px86 [Raad et al. 2019b] and fixes its flaws discussed in §2.2.1. We present a short background on axiomatic models (§2.4.1); describe the baseline axiomatic model for Intel-x86 concurrency (§2.4.2); extend it to persistency and present  $Px86_{axiom}$  (§2.4.3); and compare  $Px86_{axiom}$  with Px86, proving their equivalence modulo our fixes in  $Px86_{axiom}$  (§2.4.4).

#### 2.4.1 Background on Axiomatic Models

**Executions and Events** In the literature of axiomatic (a.k.a. declarative) memory models, the traces of shared memory accesses of a program are represented as a set of *executions*, where each execution G is a graph comprising: (i) a set of events (graph nodes); and (ii) a number of relations on events (graph edges). We typically use a, b and e to range over events. Each event captures the execution of a primitive command (e.g. a load) and is a triple of the form e=(n, tid, l), where  $n \in \mathbb{N}$  is the (unique) *event identifier*;  $\text{tid} \in \text{TId}$  identifies the executing thread; and  $l \in \text{Lab}$  is the event *label*. Event labels are defined by the underlying memory model; for Intel-x86 a label l may be (1) (R, x, v) for reading (loading) value v from location x; (2) (W, x, v) for writing (storing) value v to location

$obs = co \cup rfe \cup fre$	
$dob = ([W \cup U \cup R]; po; [W \cup U \cup R]) \setminus (W \times R)$	
$bob = [W \cup U \cup R]; po; [MF]; po; [W \cup U \cup R]$	
$ob = obs \cup dob \cup bob$	
$(rf; po^?)$ irreflexive	(co-rw)
(fr; po) irreflexive	(co-wr)
ob acyclic	(external)

Figure 2.7: The x86<sub>axiom</sub> model [Alglave et al. 2014].

x; (3) (U, x, v, v') for a successful update (RMW) modifying x to v' when its value matches v; (4) MF for executing an mfence. The functions loc, rval and wval respectively project the location, the read value and the written value of a label, where applicable. For instance, loc(l)=x and wval(l)=v for l=(W, x, v). The functions thrd and lab respectively project the thread identifier and the label of an event.

**Notation** Given a relation **r** on a set A, we write  $\mathbf{r}^{?}$  and  $\mathbf{r}^{+}$  for the reflexive and transitive closures of **r**, respectively. We write  $\mathbf{r}^{-1}$  for the inverse of **r**; [A] for the identity relation on A, i.e.  $\{(a, a) \mid a \in A\}$ ; and  $A_x$  for  $\{a \in A \mid loc(a)=x\}$ . We write **r** if or the internal subset of **r** (on events of the same thread), i.e.  $\mathbf{r} \stackrel{\triangle}{=} \{(a, b) \in \mathbf{r} \mid thrd(a)=thrd(b)\}$ ; and **r** for the external subset of **r** (on events of different threads). Finally, we write  $\mathbf{r}_1$ ;  $\mathbf{r}_2$  for the relational composition of  $\mathbf{r}_1$  and  $\mathbf{r}_2$ , i.e.  $\{(a, b) \mid \exists c. (a, c) \in \mathbf{r}_1 \land (c, b) \in \mathbf{r}_2\}$ .

DEFINITION 2.4.1 (EXECUTIONS). An execution, G, is a tuple of the form (E, po, rf, co), where:

- E is a set of events, including a set of initialisation events, I ⊆ E, comprising a single write event with label (W, x, 0) for each x ∈ PLoc. The set of read events in E is: R = {e ∈ E | ∃x, v. lab(e)=(R, x, v)}; the sets of writes (W), RMW (U) and memory fence (MF) events are analogous.
- po ⊆ E × E denotes the 'program-order' relation, defined as a disjoint union of strict total orders, each ordering the events of one thread, together with I × (E \ I) that orders initialisation events before all others.
- $rf \subseteq (W \cup U) \times (R \cup U)$  denotes the 'reads-from' relation on events of the same location with matching values; i.e.  $(a, b) \in rf \Rightarrow loc(a) = loc(b) \land wval(a) = rval(b)$ . Moreover, rf is total and functional on its range, i.e. every read/update is related to exactly one write/update. A read/update may be rf-related to an initialisation write.
- $co \subseteq E \times E$  is the 'coherence-order', defined as the disjoint union of relations  $\{co_x\}_{x \in PLoc}$ , such that each  $co_x$  is a strict total order on  $W_x \cup U_x$  and  $I_x \times ((W_x \cup U_x) \setminus I) \subseteq co_x$ .

In the context of an execution graph (E, po, rf, co), we define the *'from-reads' relation* as  $\text{fr} \stackrel{\triangle}{=} \text{rf}^{-1}$ ; co. Note that in this initial stage, executions are unrestricted: there are few constraints on rf and co. Such restrictions are determined by the set of model-specific *consistent* executions. We next define execution consistency for several models.

(axioms of  $x86_{axiom}$  (Fig. 2.7))

$fob = [W \cup U \cup R]; po; [FL]$	
$\cup \ ([U \cup R] \cup ([W]; \mathrm{po}; [MF \cup SF])); \mathrm{po}; [FO]$	
$\cup \ [W]; (\operatorname{po}; [FL])^?; (\operatorname{po} \cap \operatorname{CL}); [FO]$	
$ob \ = \ obs \cup dob \cup bob \cup fob \cup pf \cup fp$	(redefined)
$\mathrm{pf} \ \subseteq \ (\mathrm{obs} \cup \mathrm{dob} \cup \mathrm{bob} \cup \mathrm{fob} \cup \mathrm{fp})^+$	(pf-min)
$P \ = \ dom(\mathrm{pf}; ([FL] \cup ([FO]; \mathrm{po}; [MF \cup SF \cup U])))$	
$\forall l. \; \exists w. \; SM(l) = \texttt{wval}(w) \; \land \; (P \times \{w\}) \cap Loc \subseteq co^?$	(persist)

Figure 2.8: The Px86<sub>axiom</sub> model.

#### 2.4.2 The x86<sub>axiom</sub> Model [Alglave et al. 2014]

As the baseline axiomatic model for Intel-x86, we use that of Alglave et. al. [Alglave et al. 2014], presented in Fig. 2.7, which we refer to as x86<sub>axiom</sub>.<sup>11</sup> We choose x86<sub>axiom</sub> as the baseline as it is stylistically similar with Armv8<sub>axiom</sub> [Pulte et al. 2019], thus allowing a more uniform treatment of Intel-x86 and Armv8 persistency.

The co-rw ('coherence-read-write') axiom requires that loads not read from later stores; co-wr ('coherencewrite-read') ensures that loads do not read values overwritten by earlier stores; and external, ensures that externally visible events can be linearized with respect to the *'ordered-before'* relation (ob). The existence of such a globally-agreed order of events makes x86<sub>axiom</sub> multi-copy-atomic.

The ob relation enforces the order (a, b) if: (1) a is a store overwritten by b (co); (2) a is a store read by b in a different thread (rfe); (3) a reads a value overwritten by b in a different thread (fre); (4) a, b are accesses by the same thread and  $(a, b) \notin W \times R$  (dob); or (5) a, b are accesses by the same thread and are separated by a fence (bob).

Coherence between two writes (resp. two reads) is derived from the axioms. Specifically,  $\mathbf{co} \cup ([W \cup U]; \mathbf{po}; [W \cup U]) \subseteq \mathbf{ob}$  and acyclicity of  $\mathbf{ob}$  ensure irreflexivity of  $\mathbf{co}$ ;  $\mathbf{po}$ . Similarly, (fre; rfe)  $\cup$  (fri; rfi)  $\cup$  ( $[U \cup R]; \mathbf{po}; [U \cup R]$ )  $\subseteq$  ob and acyclicity of  $\mathbf{ob}$  ensure irreflexivity of fr; rf;  $\mathbf{po}$ .

#### 2.4.3 The Px86<sub>axiom</sub> Model

We extend  $x86_{axiom}$  with persistency semantics and develop the  $Px86_{axiom}$  model as presented in Fig. 2.8. We first define:

- FL and FO: the set of synchronous flush (flush) and asynchronous flush (flushopt) events, respectively;
- *SF*: the set of sfence events;
- pf ⊆ (W ∪ U) × (FL ∪ FO): the 'persists-from' relation, relating each flush to the co-latest store for each location persisted by the flush. This is analogous to the rf relation; however, while rf relates a load to a *single* store, pf may relate a flush to multiple stores (one for each location) on the same cache line.
- $\mathbf{fp} \stackrel{\triangle}{=} \mathbf{pf}^{-1}$ ; co: the 'from-persists' relation (analogous to fr), relating a flush to co-later stores (cf.  $\mathbf{fr} \stackrel{\triangle}{=} \mathbf{rf}^{-1}$ ; co).

<sup>&</sup>lt;sup>11</sup>For clarity, we rename the relations and axioms in [Alglave et al. 2014] to highlight its similarity with the axiomatic model for Armv8 concurrency [Pulte et al. 2019].

The ob relation is extended with fob ('flush-ordered-before' ), ordering earlier events and a later flush as per the Intel manual [Intel 2024a]. Furthermore, pf and fp are included in ob for the same reason rf and fr are; i.e. because Intel-x86 is multi-copy atomic. P denotes the set of writes that must be persisted, i.e. those writes that are persisted by a synchronous (FL) or an asynchronous flush (FO) followed by a fence ( $MF \cup SF \cup U$ ).<sup>12</sup> The persist axiom states that in case of a crash, the persisted value (in PM) of each location l in SM[l] should not be coherence-before the writes in P. For simplicity, the PF-MIN axiom ensures that P is minimal, i.e. a flush persists only those writes that are strictly ordered before it. However, this minimality axiom is optional (Theorem 2.4.2).

LEMMA 2.4.2. A behavior is allowed under  $Px86_{axiom}$  with axiom PF-MIN iff it is allowed under  $Px86_{axiom}$  without PF-MIN.

PROOF. The proof is given in §A.3.

#### 2.4.4 Comparing Px86<sub>axiom</sub> to Px86 in [Raad et al. 2019b]

**Fix** Our Px86<sub>axiom</sub> model indeed fixes the Px86 shortcomings described in §2.2.1. In particular, as discussed in §2.2.1, we first strengthen Px86 to SPx86 by additionally requiring that flush instructions behave synchronously – see Fig. A.8 and Fig. A.9 for the definitions of Px86 and SPx86.<sup>13</sup> In Theorem 2.4.3 below we then prove that Px86<sub>axiom</sub> and SPx86 are equivalent.

THEOREM 2.4.3. A behavior is allowed under SPx86 iff it is allowed under Px86<sub>axiom</sub>.

PROOF. The proof is given in §A.4.

The Px86 and SPx86 models are based on the axiomatic Intel-x86 model known as TSO [Owens et al. 2009; Sewell et al. 2010], henceforth referred to as  $x86_{man}$  (given in Fig. A.8). As such, in order to prove Theorem 2.4.3 we first show that  $x86_{man}$  and  $x86_{axiom}$  are equivalent. In particular, existing equivalence results between  $x86_{man}$  and  $x86_{axiom}$  cover loads and stores only and not RMWs and fences [Alglave 2012]. We extend this result for the first time to cover RMWs and fences in Theorem 2.4.4 below.

THEOREM 2.4.4. A behavior is allowed under  $x86_{man}$  iff it is allowed under  $x86_{axiom}$ .

PROOF. The proof is given in §A.4.2.

**Simplification** Our Px86<sub>axiom</sub> model is simpler than Px86 in [Raad et al. 2019b] in the following aspects:

- While tso ('total store order'), nvo ('non-volatile order'), and *P* ('persisted stores') components of Px86 are *existentially quantified*, thus increasing non-determinism, the analogous ob and *P* in Px86<sub>axiom</sub> are *constructed*.
- While the conditions for intra-thread, inter-thread, and CPU-PM communications are intertwined in Px86, they are separated and constrained by distinct axioms in Px86<sub>axiom</sub>: intra-thread ones by co-rw and co-wr, inter-thread ones by external and CPU-PM ones by persist. To achieve this, Px86<sub>axiom</sub> orders fewer flush events than the Intel reference manual [Intel 2024a] does; e.g. unlike the manual, Px86<sub>axiom</sub> does not order *FL* before *R*.

<sup>&</sup>lt;sup>12</sup>One may expect an asynchronous flush to complete also when the thread terminates. But this is defined neither in the Intel manual [Intel 2024a] nor in its libraries [Intel 2024d]. We thus assume an asynchronous flush *not* to be completed when a thread terminates. However, we can easily change this by appending TERM to  $MF \cup SF \cup U$ , where TERM denotes thread termination. Analogously, we can adapt Px86<sub>view</sub> in §2.3 to account for terminated threads.

<sup>&</sup>lt;sup>13</sup>For clarity, we adapted Px86 from [Raad et al. 2019b] to match our style.

• Px86<sub>axiom</sub> may optionally require the minimality of pf, which is beneficial for e.g. reducing the search space significantly for stateless model checking. By contrast, Px86 does not require a similar minimality in tso.

As we show in §2.5, the constructive and succinct nature of  $Px86_{axiom}$  and its stylistic similarity to the axiomatic Armv8 model [Pulte et al. 2019] make it easier to prove its equivalence to  $Px86_{view}$ .

### 2.5 Equivalence of Px86<sub>view</sub> and Px86<sub>axiom</sub>

To evaluate the fidelity of  $Px86_{view}$ , we show that it is equivalent to  $Px86_{axiom}$ . To do this, we first prove the equivalence of  $x86_{view}$  and  $x86_{axiom}$  by adapting the equivalence proof of the view-based and axiomatic models for Armv8 concurrency [Pulte et al. 2019], and then generalize it to Intel-x86 persistency. All theorems in this section are mechanized in Coq [Cho et al. 2021a].

**Equivalence of x86\_{view} and x86\_{axiom}** In order to reuse the existing equivalence proof of the view-based and axiomatic models for Armv8 concurrency [Pulte et al. 2019] maximally, we appeal to a new model,  $x86_{prom}$ , the *promising* view-based model for Intel-x86 concurrency, as the bridge between  $x86_{view}$  and  $x86_{axiom}$ . Compared to  $x86_{view}$ ,  $x86_{prom}$  additionally allows 'promises', modeling speculative writes (see §2.6.2). Specifically, we employ the following proof strategy:

- (1) We prove that x86<sub>view</sub> and x86<sub>prom</sub> are equivalent and that promises do not enable additional behaviors as their effect is cancelled out by concurrency views (Theorem 2.5.1).
- (2) We prove that x86<sub>prom</sub> and x86<sub>axiom</sub> are equivalent by adapting the analogous equivalence proof for Armv8 concurrency [Pulte et al. 2019] as x86<sub>prom</sub> and x86<sub>axiom</sub> respectively have the same style as the (view-based) Armv8<sub>view</sub> and (axiomatic) Armv8<sub>axiom</sub> models of Armv8 concurrency.

Combining the two steps we then establish the desired equivalence in Theorem 2.5.2.

LEMMA 2.5.1. A behavior is allowed under x86<sub>brom</sub> iff it is allowed under x86<sub>view</sub>.

THEOREM 2.5.2. A behavior is allowed under x86<sub>view</sub> iff it is allowed under x86<sub>axiom</sub>.

**Equivalence of Px86**<sub>view</sub> and Px86<sub>axiom</sub> We next extend Theorem 2.5.2 to Intel-x86 persistency (Theorem 2.5.3). To do this, we relate each view of an  $x86_{view}$  execution to a set of events in the corresponding  $x86_{axiom}$  execution; similarly for the persistency views in Px86<sub>view</sub>. For example, the  $v_{pCommit}$  view of a thread state is related to the set *P* of persisted writes in the corresponding Px86<sub>axiom</sub> execution. This then allows us to prove the equivalence of Px86<sub>view</sub> and Px86<sub>axiom</sub>.

THEOREM 2.5.3. A behavior is allowed under Px86<sub>axiom</sub> iff it is allowed under Px86<sub>view</sub>.

#### 2.6 View-Based and Axiomatic Models for Armv8 Persistency

In §2.3-§2.5, we presented view-based and axiomatic models for Intel-x86 persistency and proved their equivalence. We next do the same for Armv8. As Intel-x86 and Armv8 persistency are highly similar, we focus on their differences (§2.6.1; see §A.2 for the full details). We then present the view-based Armv8 persistency model (§2.6.2), fix and simplify the axiomatic model for Armv8 persistency due to [Raad et al. 2019a] as discussed in §2.2.2 (§2.6.3), and finally prove the equivalence of our view-based and axiomatic models (§2.6.4).

... (the language for Intel-x86 in Fig. 2.3)

statement		$\in Stmt ::= \cdots$
load		$\mid$ $r \coloneqq load_{xcl,rk} \; [e]$
store		$\mid r_{ ext{succ}} \coloneqq store_{xcl,wk} [e_1] e_2$
fence		$\mid$ isb $\mid$ dmb. $f \mid$ dsb. $f$
flush		$\mid$ flushopt $e$
order		$f \in \mathrm{F}$ ::= ld   st   sy
	exclusivity	$xcl \in \mathbb{B}$ ::= false   true
	read kind	$\mathit{rk} \in \mathrm{RK}  ::=  pln \mid wacq \mid acq$
	write kind	$wk \in WK ::= pln   wrel   rel$

Figure 2.9: The Armv8 concurrency/persistency language.

#### 2.6.1 Armv8 versus Intel-x86 Persistency

We present the Armv8 language in Fig. 2.9, which is similar to that for Intel-x86 (Fig. 2.3), modulo the following:

- **Ordering:** Armv8 ordering constraints are weaker and more elaborate than those of Intel-x86. Specifically, Armv8 loads and stores are annotated with *access ordering* constraints (rk or wk in Fig. 2.9). Moreover, Armv8 fences are more diverse: isb orders loads and later dependent accesses; dmb.f orders accesses according to the ordering constraint f (see Fig. 2.9); and dsb.sy additionally awaits the completion of pending flush instructions.
- **Exclusivity:** Unlike Intel-x86, Armv8 supports exclusive *load-link* and *store-conditional* instructions [Jensen et al. 1987] that (if successful) prohibit intervening stores between the load and store. Exclusive instructions are more primitive than RMWs: RMWs can be implemented via exclusive instructions but not vice versa.<sup>14</sup> As such, loads and stores are annotated with *exclusivity* tags (*xcl* in Fig. 2.9).
- Flush: All Armv8 flushes are asynchronous (flushopt).

As we describe shortly, these differences are largely orthogonal to modeling persistency, except for the relaxed ordering of writes. Specifically, Armv8 allows (unlike Intel-x86) speculative execution of writes, interacting with PM in an interesting way. To see this, we review the relaxed 'load buffering' behavior of Armv8 due to speculative writes:

(a) 
$$r_1 := Y / / = 1$$
  
(b)  $X := 1$   
(c)  $r_2 := X / / = 1$   
(d)  $Y := 1$   
(LB)

As Armv8 does not order a read and a subsequent write, (a) and (b) may be reordered; similarly for (c) and (d). As such, Armv8 allows an execution where (b), (d), (a), and (c) are executed in order, thus allowing the  $r_1 = r_2 = 1$  behavior.

<sup>&</sup>lt;sup>14</sup>While Armv8.1 also supports RMWs, they are currently missing in Armv8<sub>view</sub> and Armv8<sub>axiom</sub> [Pulte et al. 2019]. Accordingly, we do not extend them to support RMWs as this is orthogonal to our objectives here.

#### 2.6.2 PArmv8<sub>view</sub>: View-Based Armv8 Persistency

As with  $Px86_{view}$ , the view-based Armv8 persistency model,  $PArmv8_{view}$ , follows the same interleaving model over the history of stores. However,  $PArmv8_{view}$  differs from  $Px86_{view}$  in that (1) its views are more elaborate; and (2) it introduces *promises* to model speculative writes.

**Views** To model the ordering constraints and exclusivity of Armv8, the PArmv8<sub>view</sub> thread state in Fig. A.5 has additional view components compared to  $x86_{view}$  in Fig. 2.4. These additional components are those of Armv8<sub>view</sub> [Pulte et al. 2019]; i.e. the PArmv8<sub>view</sub> thread state is that of Armv8<sub>view</sub> extended with persistency views (v<sub>pReady</sub>, v<sub>pAsync</sub> and v<sub>pCommit</sub> in §2.3.5).

**Promises** The additional views, however, are not sufficient to model LB: without further instrumentation, the model remains interleaving, where either (a) or (c) is executed first, reading the initial value 0.

To model speculative writes,  $Armv8_{view}$  [Pulte et al. 2019] introduces the notion of a *promise*: a message that may be speculatively added to the memory (or *promised*) without executing a store, provided that the promised message is later substantiated (or *fulfilled*) by executing a corresponding store. Put formally, a thread state ts contains the set ts.prom of the message ids that are promised by the thread but not yet fulfilled.

Using promises, we can model the LB behavior as follows, where  $tid_1$  and  $tid_2$  denote the left and right threads, respectively: (*b*-prom)  $tid_1$  promises  $\langle X := 1 \rangle_{tid_1} @1$  with  $ts_1$ .prom = {@1}; (*c*)  $tid_2$  reads  $\langle X := 1 \rangle_{tid_1} @1$ , updating  $ts_2$ .coh[X] and  $ts_2.v_{rOld}$  ('old-read view'<sup>15</sup>) to @1; (*d*)  $tid_2$  writes  $\langle Y := 1 \rangle_{tid_2} @2$ , updating  $ts_2.coh[Y]$  and  $ts_2.v_{wOld}$  ('old-write view') to @2; (*a*)  $tid_1$  reads  $\langle Y := 1 \rangle_{tid_2} @2$ , updating  $ts_1.coh[Y]$  and  $ts_1.v_{rOld}$  to @2; and (*b*-fulfill)  $tid_1$  fulfills  $\langle X := 1 \rangle_{tid_1} @1$ , yielding  $ts_1.prom=\emptyset$  and  $ts_1.v_{wOld}=@1$ . Effectively, the write (*b*) is speculatively executed before the read (*a*) is executed.

To ensure that all speculations are substantiated, we require that a thread state's prom set be empty at the end of an execution; otherwise, the execution is deemed invalid.

**Promises and Persistency** The promises in  $PArmv8_{view}$  similarly model speculative writes. Indeed, promises are largely orthogonal to persistency, except in the case of a crash. Specifically, in case of a crash in the presence of unfulfilled promises, we must determine the PM contents.

On the one hand, one may argue that unfulfilled promises should persist (remain in PM) as they have been made visible to other threads. To see this, consider Commit2 and suppose that the left thread promises  $\langle Data := 42 \rangle @1$  which is yet unfulfilled, the right thread reads  $\langle Data := 42 \rangle @1$  and writes  $\langle Commit := 1 \rangle @2$ , and then a crash occurs. If upon recovery  $\langle Commit := 1 \rangle @2$  has persisted, then  $\langle Data := 42 \rangle @1$  (which is an unfulfilled promise) should have also persisted.

On the other hand, one may argue that unfulfilled promises should not persist as they are not substantiated by a store. For example, suppose that the left thread in Commit2 promises to write  $\langle Data := 23 \rangle @1$  without fulfilling it, and then it crashes. The promised write then should not persist as it is unsubstantiated; i.e. otherwise 23 appears *out-of-thin-air*.

To resolve this dilemma, we allow an execution to crash only if it has no unfulfilled promises. This then admits only the desired behaviors in Commit2: the execution cannot crash if either  $\langle Data := 42 \rangle @1$  or  $\langle Data := 23 \rangle @1$  is promised and not yet fulfilled. At first glance, this may seem restrictive as micro-architecturally an execution may crash even in the presence of uncommitted speculative writes. However, when this is the case, executing the remaining instructions to commit speculative writes does not constrain the PM contents. Moreover, we formally justify our design by proving that PArmv8<sub>view</sub> and PArmv8<sub>axiom</sub> are equivalent (see §2.6.4).

 $<sup>^{15}</sup>$ While reads update  $v_{rNew}$  in  $x86_{view}$ , they update  $v_{rOld}$  in Armv8<sub>view</sub>. We refer the reader to A.2 for more details.

(axioms of Armv8<sub>axiom</sub> [Pulte et al. 2019] Fig. A.10)

	$ab = [W \cup R]; po; [\mathtt{dmb.sy} \cup \mathtt{dsb.sy}]; po; [FO]$
	$\cup \ [W \cup R]; (po \cap CL); [FO]$
(redefined)	$bb = obs \cup dob \cup aob \cup bob \cup fob \cup pf \cup fp$
(PF-MIN)	$\mathrm{pf} \ \subseteq \ (\mathrm{obs} \cup \mathrm{dob} \cup \mathrm{aob} \cup \mathrm{bob} \cup \mathrm{fob} \cup \mathrm{fp})^+$
	P = dom(pf; [FO]; po; [dsb.sy])
(persist)(persist)	$l. \exists w. SM(l) = \texttt{wval}(w) \ \land \ (P \times \{w\}) \cap Loc \subseteq co^?$

Figure 2.10: The PArmv8<sub>axiom</sub> model.

### 2.6.3 PArmv8<sub>axiom</sub>: Fixing and Simplifying PArmv8

We use the model of Pulte et al. [2019] as the baseline axiomatic model for Armv8 concurrency, presented as Armv8<sub>axiom</sub> in [Pulte et al. 2019, Appendix D].<sup>16</sup> The Armv8<sub>axiom</sub> model is equivalent to the authoritative axiomatic model in [Pulte et al. 2017] which is reviewed by Arm engineers. Note that Armv8<sub>axiom</sub> has the same style as  $x86_{axiom}$  in Fig. 2.7, except that: (1) all coherence constraints are captured by a single axiom (INTERNAL) since (co-ww) and (co-RR) no longer follow from the other axioms;<sup>17</sup> (2) the ob component of Armv8<sub>axiom</sub> is more elaborate, modeling the weak ordering constraints of Armv8; and (3) Armv8<sub>axiom</sub> has an additional axiom (ATOMIC) that ensures the exclusivity of load-link/store-conditional instructions.

We next define an axiomatic model for Armv8 persistency,  $PArmv8_{axiom}$  in Fig. 2.10, by extending  $Armv8_{axiom}$  with persistency in the same style as  $Px86_{axiom}$ . The key differences from  $Px86_{axiom}$  are that: (1) flush instructions impose different ordering constraints; (2)  $PArmv8_{axiom}$  has no strong flush instructions; and (3) optimized flush instructions are guaranteed to commit only upon executing dsb.sy fences.

The PF-MIN axiom is optional as in Px86<sub>axiom</sub> (Theorem 2.4.2).

**Fix** Our PArmv8<sub>axiom</sub> model fixes the PArmv8 problem discussed in §2.2.2. Put formally, we prove the equivalence of PArmv8<sub>axiom</sub> and SPArmv8 which denotes strengthening PArmv8 by extending ob with pf and fp.

THEOREM 2.6.1. A behavior is allowed under SPArmv8 iff it is allowed under PArmv8<sub>axiom</sub>.

PROOF. The proof is given in §A.5.

#### 2.6.4 Equivalence of PArmv8<sub>view</sub> and PArmv8<sub>axiom</sub>

Finally, we prove that  $PArmv8_{axiom}$  and  $PArmv8_{view}$  are equivalent by generalizing the analogous concurrency result in [Pulte et al. 2019, Theorem 6.1] (showing that  $Armv8_{axiom}$  and  $Armv8_{view}$  are equivalent) and extending it with persistency.

THEOREM 2.6.2. A behavior is allowed under PArmv8<sub>axiom</sub> iff it is allowed under PArmv8<sub>view</sub>.

PROOF. The proof is mechanized in [Cho et al. 2021a].

<sup>&</sup>lt;sup>16</sup>We refactor the relations in [Pulte et al. 2019] to replace dmb with dmb  $\cup$  dsb. The latter is a straightforward extension as dsb is strictly stronger than dmb [Arm 2020].

<sup>&</sup>lt;sup>17</sup>We could replace INTERNAL with irreflexivity of po; (co  $\cup$  rf  $\cup$  fr  $\cup$  fr; rf) for uniformity with x86<sub>axiom</sub>. We forwent this to use Armv8<sub>axiom</sub> [Pulte et al. 2019] as is.

### 2.7 Model Checking Persistency Patterns

We develop a stateless model checker for PArmv8<sub>view</sub> by generalizing and extending the Armv8<sub>view</sub> model checking framework in [Pulte et al. 2019] to support persistency and account for crashes (§2.7.1). We use our model checker to verify representative persistent synchronization examples, including the ATOMICPERSISTS example [Raad et al. 2020] that emulates a persistent transaction §A.6. Our model checking tool and verified examples are open source and publicly available [Cho et al. 2021a].

#### 2.7.1 Model Checking Tool

**Model Checking Tool for Armv8**<sub>view</sub> We first briefly review the baseline model checking tool for Armv8<sub>view</sub> [Pulte et al. 2019], which is a part of RMEM [Armstrong et al. 2019]. The tool consists of two parts: the executable model for sequential semantics of Armv8 ISA written in Sail [Armstrong et al. 2019]; and the executable memory model for concurrency written in Lem [Mulligan et al. 2014]. The former is adopted from [Pulte et al. 2017], and the latter is split into two modes: the "promise-mode" which approximately enumerates the reachable final memories; and the "non-promise-mode" that checks if each potentially reachable final memory is actually reachable by thread executions to the end without promises. The two-mode execution is sound for the Armv8<sub>view</sub> model: a reachable state in Armv8<sub>view</sub> is also reachable by first promising to write all messages and then fulfilling the promises by executing the threads [Pulte et al. 2019, Theorem 7.1].

**Extension for PArmv8**<sub>view</sub> We extend the model checking tool for  $\text{Armv8}_{\text{view}}$  as follows: (1) we add persistency instructions to the executable model for sequential semantics in Sail; (2) we add persistency views to the executable memory model for  $\text{Armv8}_{\text{view}}$  in Lem; (3) we enumerate not only final but also intermediate reachable memories in the promise-mode; and (4) we allow each thread's execution to stop amidst the non-promise-mode; and (5) we enumerate all post-crash states from the reachable states of intermediate memories and persistency views.

The performance of the resulting model checking algorithm for PArmv8<sub>view</sub> is similar to that for Armv8<sub>view</sub> because (1), (2), (4), (5) introduce only a constant-factor overhead; and the number of intermediate memories in (3) is usually dominated by that of final memories.

#### 2.8 Discussion

#### 2.8.1 Related Work and Impact

**Hardware Persistency Models** Existing literature includes several works on formalising and testing hardware persistency models [Pelley et al. 2014; Raad et al. 2019b,a; Joshi et al. 2015; Condit et al. 2009; Liu et al. 2019; Khyzha and Lahav 2021]. As discussed in detail in §2.2–2.6, the works of Raad et al. [2019b,a] are closest to ours. Pelley et al. [2014] propose several persistency models including epoch persistency; however, these models have not been adopted by mainstream architectures as of yet. Joshi et al. [2015]; Condit et al. [2009] describe epoch persistency under x86-TSO [Sewell et al. 2010]. Liu et al. [2019] develop the PMTest testing framework for finding persistency bugs in software running over hardware models. Izraelevitz et al. [2016a] give a formal semantics of epoch persistency under release consistency [Gharachorloo et al. 1990]. As discussed in §2.1, the PTSO model of Raad and Vafeiadis [2018] formalises epoch persistency under x86 man (TSO) as a *proposal* for Intel-x86. However, PTSO is rather different from the existing Intel-x86 persistency model in [Intel 2024a] in that it does not support the fine-grained Intel primitives for *selectively* persisting cache lines (flush and flushopt), and instead proposes coarse-grained instructions (for persisting *all* locations at once) that do not exist in Intel-x86.
Khyzha and Lahav [2021] recently developed the  $PTSO_{syn}$  model for Intel-x86 that satisfies the three properties of (A)–(C) discussed in §2.1. In particular,  $PTSO_{syn}$  supports persistent synchronization patterns even in the presence of I/O (B) as it also models flush instructions synchronously like Px86<sub>view</sub> (§2.3.5). However, this problem of asynchronous modeling of flush regarding I/O is not discussed in the paper.

Intel recently introduced Optane Persistent Memory 200 Series [Intel 2024c] that feature Enhanced Asynchronous DRAM Refresh (eADR), which treats processor caches as persistent (rather than volatile) by automatically flushing cache data to PM in case of a crash. When eADR is available, a store is guaranteed to persist when made visible to other threads (e.g. after executing an mfence/sfence, but not clflush/clflushopt). Nevertheless, we believe that our contributions still stand for the following reasons. First, to ensure backwards compatibility, programs must support persistency in the absence of eADR. That is, a *correct* PM program must defensively check whether eADR is enabled, and if not insert appropriate clflush or clflushopt instructions per our models. Second, eADR may increase runtime cost. For example, to flush cache data to PM when a crash occurs, eADR must drain more power with higher voltage level or larger capacity, the impact of which on power consumption has not been thoroughly analyzed as of yet. The increased power consumption may affect embedded systems worse, and to our knowledge, Arm currently has no plans for supporting an eADR-like feature in Armv8.

**Software Persistency Models** The literature on software persistency is more limited [Chakrabarti et al. 2014; Kolli et al. 2017; Gogte et al. 2018]. Kolli et al. [2017] propose *acquire-release persistency*, an analogue to release-acquire consistency in C/C++. Gogte et al. [2018] propose *synchronisation-free regions* (regions delimited by synchronisation operations or system calls). Although both approaches enjoy good performance, their semantic models are rather fine-grained, paving the way towards more coarse-grained transactional models [Intel 2024d; Kolli et al. 2016; Tavakkol et al. 2018; Shu et al. 2018; Avni et al. 2015; Raad et al. 2019a].

**Verification** There are several works on implementing and verifying algorithms that operate on PM. Friedman et al. [2018] developed persistent queue implementations using Intel-x86 persist instructions (e.g. flush). Similarly, Zuriel et al. [2019] developed persistent set implementations using Intel-x86 persist instructions. Derrick et al. [2019] provided a formal correctness proof of the implementation in [Zuriel et al. 2019]. All three of [Derrick et al. 2019; Zuriel et al. 2019; Friedman et al. 2018] assume that the underlying concurrency model is sequential consistency [Lamport 1979], rather than x86<sub>man</sub> (TSO). Raad et al. [2020] developed a persistent program logic for verifying programs under the Px86 model. Kokologiannakis et al. [2021] formalised the consistency and persistency semantics of the Linux ext4 filesystem, and developed a model-checking algorithm and tool for verifying the consistency and persistency behaviors of ext4 applications such as text editors

Our work had concrete impacts on (1) a view-based program logic, PIEROGI, for Owicki-Gries reasoning about Intel-x86 persistency [Bila et al. 2022]; and (2) a view-based concurrent separation logic, SPIREA, for verifying programs under a weak persistent memory model [Vindum and Birkedal 2023]. Both approaches build upon the notion of persistency view introduced in this work for reasoning about persistent programs.

#### 2.8.2 Future Work

We plan to build on this work in several ways. First, we will empirically validate the proposed models w.r.t. PM hardware using custom SoC (ASIC or FPGA) that captures the traffic between CPU and PM, as proposed also in [Raad et al. 2019b]. Second, we will explore language-level persistency by researching persistency extensions of high-level languages such as C/C++. This will liberate programmers from understanding hardware-specific persistency guarantees and make persistent programming more accessible. Third, we will first specify existing persistent libraries such as PMDK [Intel 2024d] and then use our model checker (§2.7) to verify their

implementations against our specifications. Lastly, in the spirit of persistency semantics defining the order in which writes are propagated to PM in DIMM slots, we will study the semantics in the presence of accelerators (e.g. CXL [Consortium 2024b] and CCIX [Consortium 2024a]), defining the order in which writes are propagated to accelerators in PCIe slots or other peripheral interconnects.

## Chapter 3. A General Programming Model

### 3.1 Introduction

A key building block in PM for such optimizations are concurrent data structures that ensure that the underlying DS is both *thread-safe* (i.e. it behaves correctly when accessed by concurrent threads racing to manipulate the DS) and *crash-consistent* (i.e. it is restored into a consistent state upon recovery from a crash, e.g. a power failure). The thread-safety of the underlying DS is ensured by using a suitable *concurrency control* mechanism, e.g. transactional memory (TM), locking, or lock-free techniques using fine-grained synchronization primitives (e.g. CAS instructions). Compared to TM- or locking-based DS implementations, *lock-free* data structures have the following two advantages. (1) They have a greater potential to parallelize workloads than others by distributing memory accesses across a multitude of contention points [David et al. 2018]. For instance, logging imposes significant overhead both in time (due to the concentrated contention point at the tip) and in space (because all intermediate changes are recorded). As such, lock-free queues and hash tables [Fatourou and Kallimanis 2012, 2011; Hendler et al. 2010; Goodman et al. 1989] outperform lock- and TM-based ones in PM. (2) Lock-free algorithms ensure that the DS is in a consistent state *at all times*, thereby eliminating the need for additional mechanisms to ensure crash consistency, so long as the updates on the DS are flushed to PM in a timely manner.

As such, persistent lock-free DSs have drawn significant attention in the literature, including persistent lock-free stacks [Attiya et al. 2019], queues [Friedman et al. 2018], lists [Attiya et al. 2022; Zuriel et al. 2019], hash tables [Chen et al. 2020; Zuriel et al. 2019; Nam et al. 2019], and trees [Attiya et al. 2022], as well as general techniques for transforming volatile (in-DRAM) lock-free DSs to persistent (in-PM) DSs [Lee et al. 2019; Friedman et al. 2020, 2021; Izraelevitz et al. 2016b].

One of the most widely accepted correctness criteria for persistent lock-free DSs (and concurrent DSs in general) is *durable linearizability* (DL) [Izraelevitz et al. 2016b]. A multi-threaded execution (where the operations of concurrent threads can arbitrarily interleave) is *linearizable* if each operation appears to execute and take effect atomically (without being interleaved by operations in other threads) at some point, called the *linearization point*, between its invocation and response [Herlihy and Wing 1990]. DL is an extension of linearizability to the PM setting and additionally offers crash consistency guarantees. Specifically, a multi-threaded execution that possibly spans multiple crashes satisfies DL if it is linearizable when ignoring the crash events. In particular, operations are interrupted by the crash, then the DS should be *recovered* to a consistent state after the crash. DL is indeed satisfied by most existing persistent concurrent DSs, except for those DSs that intentionally trade durability for performance [Friedman et al. 2018].

However, DL is insufficient for *composing* persistent DSs with one another [Friedman et al. 2018]. For instance, consider a banking DS comprising a *savings* account, S, and a *current* account, C, where amount *a* is withdrawn from S and, if successful, deposited into C:

1: succ := Withdraw(S, a); if succ then Deposit(C, a);

Even if both DSs underlying C and S each individually satisfy DL, the whole banking DS does not: the amount *a* withdrawn from S can be lost if a crash occurs before it is deposited into C. What is needed for the correctness of this composition is the stronger *detectable recoverability* (or *detectability* in short) [Friedman et al. 2018]. Under

detectability, after a crash a user can (1) detect if an operation was not invoked, interrupted by the crash, or completed before the crash; (2) resume the execution of an interrupted operation; and (3) retrieve the correct output for completed operations. If S and C were detectable, then one could detect the value withdrawn from S and whether it was deposited into C in case of a crash, and resume the interrupted operation.

Note that existing *persistent TM* (PTM) systems such as those of Memaripour et al. [2017]; Krishnan et al. [2020] provide such detectability guarantees. Specifically, code wrapped within a persistent transaction t is executed both atomically (i.e. it is thread-safe) and failure-atomically (i.e. either all or none of the effects of t take place in case of a crash, and thus t is detectable). Nevertheless, PTM systems have two limitations that make them unsuitable for implementing persistent concurrent DSs. First, the code wrapped within a PTM (or TM for that matter) is typically required to comprise simple memory read and write operations, rather than arbitrary operations associated with DSs. Second, even if one could enclose arbitrary DS operations within a PTM transaction, combining PTM and a concurrent DS is not straightforward: a PTM (as with TM) system provides its own concurrency control mechanism (e.g. via locking), clashing with and defeating the purpose of the already in place concurrency control mechanism of a concurrent DS. As such, PTM systems are not immediately suitable for implementing betectable concurrent DSs in PM.

**Challenges** Our aim here is to devise a technique for implementing detectable concurrent DSs in PM in such a way that is both *generally applicable* (i.e. it can be applied to implement an arbitrary DS rather than tailored towards a specific DS, e.g. a queue) and *highly performant*.

This, however, is far from straightforward. Specifically, as we discuss below, although several detectable concurrent DSs have been proposed in the literature [Friedman et al. 2018; Li and Golab 2021; Rusanovsky et al. 2021; Attiya et al. 2018; Ben-David et al. 2019; Attiya et al. 2022], to the best of our knowledge, each is either limited to simple algorithms or suffers from high runtime overhead.

- General Applicability: Many of the existing detectable concurrent DSs are hand-tuned and manually reason about crash consistency and detectability. Friedman et al. [2018]; Li and Golab [2021] present detectable lock-free queues. Rusanovsky et al. [2021]; Fatourou et al. [2022] present a general combiner to construct persistent combining DSs, but it can recover only the last invocation of each operation. As such, in an execution of the banking example where S is withdrawn two times before a crash, we cannot distinguish whether the crash happened during the first or the second invocation of WITHDRAW. Attiya et al. [2018] present a detectable compare-and-swap (CAS) operation on PM locations as a general primitive operation for pointer-based DSs. However, the applicability of their CAS to concurrent DSs has not been established. Attiva et al. [2022] present a transformation from concurrent DSs in DRAM into those in PM with detectability, but this requires the operations to be strictly splittable into two phases: load-only gather and CAS-only update. Such a requirement is satisfied by data structures such as linked-lists [Harris 2001], but not by more sophisticated ones such as the Michael-Scott queue [Michael and Scott 1996] or hash tables [Shalev and Shavit 2006; Chen et al. 2020] that perform loads and CASes in an interleaved manner. Ben-David et al. [2019] present a more general transformation, but theirs requires the operations to follow specific patterns such as the normalized form [Timnat and Petrank 2014] for efficient transformation and makes a simplifying assumption that is not satisfied by real-world systems (see  $\S3.7$ ).
- *High Performance*: While the overhead of detectability is modest or negligible for hand-tuned DSs [Friedman et al. 2018; Li and Golab 2021; Rusanovsky et al. 2021; Attiya et al. 2022], it is significant for the transformation of Ben-David et al. [2019] for two reasons. First, an object supporting a detectable CAS consumes O(T) space in PM where T is the number of threads, prohibiting its use for space-efficient DSs such as hash tables and

trees. More significantly, the detectable CAS object of Attiya et al. [2018] consumes  $O(T^2)$  space in PM. Second, the transformed program writes and flushes to PM rather frequently (see §3.7 for details).

**Contributions and Outline** To address the above challenges, we present MEMENTO: the first general programming framework for high-performance, detectable, concurrent DSs in PM.<sup>1</sup> To this end, we generalize Ramalingam and Vaswani [2013]'s type system that statically ensures the detectable recovery of programs in a simple core language. In contrast to the prior work, MEMENTO's type system additionally supports control constructs such as conditionals, loops, and function calls for general programming, and the CAS primitive operation for concurrent programming in PM. Our type system ensures programs to be deterministically replayed after a crash so that well-typed programs are detectably recoverable when simply re-executed *from the beginning* after a crash. As such, our type system substantially *reduces* the complexity of designing detectable DS in PM to that of designing volatile DS. Unlike most hand-tuned persistent DSs that require challenging-to-develop and reason-about DS-specific recovery code, our framework solely requires a program to conform to our type system, thereby *eliminating* the need for DS-specific recovery code! As example, we adapt several volatile concurrent DSs to well-typed programs and automatically derive detectable concurrent DSs. Specifically, we make the following contributions:

- In §3.2, we describe how to design programs that are deterministically replayed after a crash. We do so using two primitive operations, detectable checkpoint and CAS, by composing them with usual control constructs such as sequential composition, conditionals, and loops.
- In §3.3, we design a core language for persistent programming and its associated type system for deterministic replay, and prove that well-typed programs are detectably recoverable.
- In §3.4, we present an implementation of our core language in the Intel-x86 Optane DCPMM architecture. Our construction is not tightly coupled with Intel-x86 so that it can be adapted to other PM architectures like Samsung's CMM-H in a straightforward manner.
- In §3.5, we adapt several volatile, concurrent DSs to satisfy our type system, automatically deriving detectable concurrent DSs in PM. These include a lock-free linked-list [Harris 2001], Treiber stack [Treiber 1986], Michael-Scott queue [Michael and Scott 1996], a combining queue, and Clevel hash table [Chen et al. 2020]. In doing so, we capture the optimizations of hand-tuned persistent concurrent DSs with additional primitives and type derivation rules (§B.1 and §B.2), and support safe memory reclamation even in the presence of crashes.
- In §3.6, we evaluate the detectability and performance of our CAS and automatically derived concurrent DSs in PM. They successfully recover from random thread and system crashes in stress tests, respectively (§3.6.1); and perform comparably with the existing hand-tuned persistent DSs with and without detectability (§3.6.2).

In §3.7, we conclude with related and future work. Our implementation and experimental results are open-sourced and available as supplementary material [Cho et al. 2023a].

# 3.2 Designing Detectable Programs with Deterministic Replay

MEMENTO achieves detectability by deterministically replaying programs after a crash. Before presenting our type system that statically ensures deterministic replay of programs in §3.3, we first describe our key idea,

<sup>&</sup>lt;sup>1</sup>We use the word "concurrent" to emphasize MEMENTO's general applicability, but the framework applies not only to lock-free or lock-based concurrent CSs but also to sequential DSs.

Algo	orithm 1 Transfer from a savings account to a current account with me	ementos
1: <b>f</b>	${\bf function} \; {\rm Transfer} (savings, current, amount, {\sf mid})$	⊳ mid: memento id
2:	$\textbf{let } succ \coloneqq \texttt{Withdraw}(savings, amount, mid.withdraw);$	
3:	$if \ succ \ then \ {\tt Deposit}(current, amount, {\sf mid.desposit})$	

4: end function

which is recording the progress and result of a program using a *memento*, a thread-private log stored in PM (hence the framework name), in a compositional manner.

### 3.2.1 Ensuring Deterministic Replay of Composed Operations

**Composition** Consider the TRANSFER function of our banking example (§3.1) shown in Algorithm 1: it attempts to withdraw *amount* from *savings* (L2), and if successful, it deposits the same amount into *current* (L3). The code without highlighted parts is correct on volatile memory but not recoverable on PM in case of crashes. To ensure deterministic replay of TRANSFER, it suffices to ensure those of its sub-operations WITHDRAW and DEPOSIT using sub-mementos mid.withdraw and mid.deposit, respectively. Regardless of whether the execution of a function f is finished or interrupted at crash time, thanks to its memento the post-crash re-execution of f will return the same result or resume from the interrupted program point, respectively. For instance, if the pre-crash execution crashes at L2, the post-crash re-execution resumes WITHDRAW thanks to its deterministic replay. On the other hand, if the pre-crash execution crashes during DEPOSIT at L3, the post-crash re-execution produces the same result *succ* from WITHDRAW, takes the same branch, and resumes DEPOSIT. In general, the deterministic replay property is preserved by sequential composition and conditionals.

**Checkpoint Primitive** As a general-purpose primitive operation, our framework provides a detectable *checkpoint* operation that records the result of a read-only expression:

1: 
$$v \coloneqq \mathsf{chkpt}(\lambda.e,\mathsf{mid})$$

#### $\triangleright e$ : read-only

Here, e is a read-only expression whose result may change across crashes due to, e.g. concurrent modifications to PM. The checkpoint operation first checks if a value is recorded in the memento mid, and if so it returns its value; otherwise, it executes e, records its result in the memento mid and returns the result. The checkpoint operation is detectable: even though it may partially execute e multiple times across crashes (hence the requirement for e to be read-only), it produces a unique result that is recorded in the memento across crashes and assigns this unique result to v.

A PM allocation is considered read-only as its effect is thread-local and becomes visible to other threads only after the address is published to shared memory. It is safe to leak PM allocations during crashes, as the underlying memory allocator is assumed to trace garbage after a crash.

Checkpoint operation is already proposed in prior work [Ben-David et al. 2019], but we generalize their implementation with *timestamps* (see §3.2.2 for details). We will present our design in §3.4.2.

**Compare-and-Swap Primitive** As another general-purpose primitive operation for concurrent programming, our framework provides a detectable, persistent *compare-and-swap* (CAS) operation:<sup>2</sup>

1:  $r \coloneqq \mathsf{pcas}(loc, v_{old}, v_{new}, \mathsf{mid})$ 

This operation compares the current value of loc against  $v_{old}$ , and if the values match it updates it to  $v_{new}$ ; otherwise the value of loc is unchanged. The return value  $r \in \mathbb{B} \times Val$  is a pair comprising a boolean flag

<sup>&</sup>lt;sup>2</sup>Here we omit memory orderings [McKenney 2005]—e.g. release or acquire—but we annotate the most efficient and yet correct orderings in our implementation.

Alg	orithm 2 Insertion on the Harris concurrent sorted linked-list	
1:	function Insert(head, val, mid)	
2:	loop	
3:	$let (prev, next, blk) \coloneqq chkpt(\lambda.e_{pnb}, mid.pnb);$	⊳ timestamp: 30   80
4:	$\mathbf{let} \ succ \coloneqq pcas(prev.next, next, blk, mid.cas);$	⊳ timestamp: 20   90
5:	if succ then return	
6:	end loop	
7:	end function	
	$e_{\texttt{pnb}} \stackrel{\bigtriangleup}{=} (p,n) \coloneqq \texttt{Find}(head,val); b \coloneqq \texttt{palloc}(\langle \texttt{val}:val;\texttt{next}:n \rangle); \texttt{return}\ (p,n,b)$	

reflecting whether the update was successful, and the original value held in *loc*. The operation guarantees that the result r is deterministic so long as the arguments are also deterministic. In particular, if a pcas were unsuccessful before a crash, its failure would be recorded in its memento mid and thus the post-crash execution would also fail by inspecting mid.

Note that deterministic replay cannot be achieved using plain CAS operations: in case of a crash, one loses such information as whether the plain CAS was performed, and if it was successful or not. The pcas requires additional synchronization in PM. Recognizing its general applicability, Attiya et al. [2018]; Ben-David et al. [2019] have proposed alternative implementations, but they consume  $O(T^2)$  and O(T) PM space for each location, respectively, where T is the number of threads. By contrast, our implementation (§3.4.3) uses only 8 PM bytes for each location.

### 3.2.2 Supporting Simple Loops with Timestamps

The banking example uses a unique sub-memento for each sub-operation, making it easier to ensure a deterministic replay of composed operations. While feasible for simple programs, the unique memento assumption does not apply to complex programs with loops as the sub-mementos are reused across different loop iterations. To support loops, our framework employs *timestamps*.

**Example: Concurrent Linked-List** Consider the INSERT operation on the concurrent sorted linked-list by Harris [2001] in Algorithm 2. For brevity, we omit the implementation of the function FIND(*head*, *val*) (traversing the list from *head* to find *val*) and the deallocation of non-inserted blocks (see §3.5.1 for the implementation). As before, the code without highlighted parts is correct for volatile memory: it searches for adjacent blocks, *prev* and *next*, between which *val* is inserted while preserving the sorted order and allocates a new block, *blk*, that contains *val* and points to *next* (L3); performs a CAS on *prev.next* from *next* to *blk* (L4); and keeps trying until successful (L5).

**Challenge: Reused Memento** Adding the highlighted parts (replacing cas with pcas at L4), programmers can ensure the deterministic replay of the loop body. However, it is insufficient to correctly recover from crashes after loop iterations as they reuse mementos. Consider an execution that crashes right after L3 in the *second* loop iteration. After the crash, mid.pnb contains the result of  $e_{pnb}$  in the *second* iteration, while mid.cas contains the result of the CAS in the *first* iteration. As such, it is necessary to distinguish the results of sub-operations from different iterations for correct recovery; otherwise, a post-crash execution would mix the sub-operation results.

To address the challenge of loops and more generally of complex control flow, the prior work performs additional writes and following flushes to PM to record the operation progress. Specifically, Attiya et al. [2018]; Li and Golab [2021] additionally reset memento-like "operation descriptors" by writing sentinel values to PM; and Ben-David et al. [2019] further checkpoint the program counter in PM. However, these additional writes and

Alg	Algorithm 3 Resizing the Clevel hash table [Chen et al. 2020] (simplified)				
1:	function ResizeMoveArray(from, to, mid)				
2:	loop				
3:	let $i \coloneqq chkpt(\lambda.\phi(0,i+1),mid.i);$	⊳ timestamp: 30   80			
4:	if $i \ge  from $ then return				
5:	ResizeMoveEntry(from, i, to, mid.entry)	⊳ timestamp: 20   90			
6:	end loop				
7:	7: end function				

flushes to PM incur a significant performance overhead for high-contention workloads with heavy use of loops (see §3.6 for details).

**Solution: Timestamp** To distinguish between the sub-operation results of different iterations efficiently (and record the operation progress more generally), our framework uses *timestamps*. A timestamp is a counter that increases monotonically during executions and across crashes.<sup>3</sup> Specifically, each primitive detectable sub-operation additionally records in its sub-memento the timestamp at which it completes. In the above scenario, the sub-operations may record timestamps of 10 and 20 in mid.pnb and mid.cas in the first loop iteration, respectively, and then overwrite the timestamp of 30 in mid.pnb in the next iteration.

In the post-crash execution, our framework first observes that timestamp 30 in mid.pnb and then 20 in mid.cas, which is *not* monotonically increasing with the control flow. That is, the checkpoint at L3 was performed in the last iteration before the crash, but the pcas at L4 was not. As such, the post-crash execution may resume at L4 and re-execute pcas.

Regardless of the program point at which the execution crashes, the post-crash execution can deterministically replay the last iteration before the crash. Suppose the timestamps recorded in mid.pnb and mid.cas were 80 and 90, respectively. Then the post-crash execution replays the last iteration by observing the monotonically increasing timestamps (80 at L3 and 90 at L4) and retrieves the recorded results. Thereafter, it will either successfully return or try again (L5).

Unlike prior approaches [Attiya et al. 2018; Ben-David et al. 2019], our approach does not incur additional writes and flushes to PM.<sup>4</sup> On the one hand, our primitive operations, checkpoint and CAS, record an operation's timestamp and result atomically at once. On the other hand, our framework does not require additional writes and flushes for loops and other control constructs.

### 3.2.3 Supporting Loop-Carried Dependence by Checkpointing Dependent Variables

In the presence of loop-carried dependence, timestamps alone do not guarantee deterministic replay because dependent variable values may be lost in case of a crash. As such, our framework further requires programmers to checkpoint the dependent variables for each iteration.

**Example: Clevel Hash Table** Consider the RESIZEMOVEARRAY operation on the Clevel hash table [Chen et al. 2020] presented in Algorithm 3. When resizing the hash table, every entry in the array of an old level, *from*, is moved to the array of a new level, *to*. To do this, the operation iterates over *from* (L3) and invokes the sub-operation RESIZEMOVEENTRY for each entry index *i* (for brevity we omit RESIZEMOVEENTRY). To reveal loop-carried dependence explicitly, we represent the code in the Static Single Assignment (SSA) form [Cytron

<sup>&</sup>lt;sup>3</sup>Intel-x86 does not natively support such a timestamp with strong properties, but we develop such a counter in §3.4.2.

<sup>&</sup>lt;sup>4</sup>Since our approach reduces the number of writes as well as that of flushes, it has performance advantages over the prior approaches in a wide range of PM platforms including Intel eADR [Intel 2021].

et al. 1989, 1991].<sup>5</sup> In the SSA form, loop-dependent variables are defined as a  $\phi$ -node at the beginning of the loop. A  $\phi$ -node of the form  $v = \phi(v_0, v_1)$  assign  $v_0$  (resp.  $v_1$ ) to v if it is the first (resp. a later) iteration. In our example of Algorithm 3, i gets 0 in the first iteration and i + 1 in the later iterations at L3.

**Challenge: Dependent Variable** With the highlighted part, especially invoking the sub-operation with an additional memento argument mid.entry at L5, our framework ensures the deterministic replay of the loop body. However, the loop-dependent variable i makes it challenging to correctly recover from crashes because the framework needs to restore the value of i in the last iteration.

**Solution: Checkpoint at the Loop Head** To address the challenge above, our framework requires programmers to checkpoint dependent variables, e.g. *i*, at the loop head. In the post-crash execution, the checkpoint operation retrieves the *i* value in the last iteration and, moreover, *delimits* the last iteration. For instance, suppose that L3 and L5 record timestamps 30 and 20, respectively. Then the last iteration began at timestamp 30 and the post-crash execution should re-execute L5. Similarly, if L3 and L5 respectively record timestamps 80 and 90, then the last iteration began at timestamp 80 and the post-crash execution should retrieve the sub-operation result recorded in mid.entry at L5.

In the presence of multiple dependent variables, our framework requires programmers to merge them all into a single tuple or struct and checkpoint it at once. Otherwise, dependent variables of two consecutive iterations can be mixed. For instance, suppose there were two dependent variables, x and y, and they were individually checkpointed. If only x were checkpointed at the loop head and then the thread crashes, then the post-crash execution retrieves the value of x from the last iteration and that of y from the previous iteration, violating the recovery correctness.

### **3.3 Type System for Detectability**

We next formalize the key idea presented in  $\S3.2$ . We design a core language for PM ( $\S3.3.1$ ) and a type system for deterministic replay ( $\S3.3.2$ ), and prove that typed programs are detectable ( $\S3.3.3$ ).

### 3.3.1 Core Language

We present the syntax and semantics of our core language for PM in Fig. 3.1. We discuss the implementation of our language later in §3.4, and give its semantics in the technical appendix (§B.4).

A program, p, consists of a function environment,  $\delta$ , and a list of statements,  $\overrightarrow{s_{tid}}$ , for each thread tid. An assignment statement,  $r \coloneqq e$  where  $r \in VReg$  is a register id and  $e \in Expr$  is a pure expression, evaluates e to a value in Val  $\subseteq$  Expr and assigns it to r. An expression is either a constant, register, arithmetic/boolean operation, tuple/union introduction/elimination, *memento id*, empty expression ( $\epsilon$ ) or concatenation (e.lab, see below). A value is an irreducible expression without variables. A load statement,  $r \coloneqq pload(e)$ , evaluates e as a PM location,  $l \in PLoc \stackrel{\triangle}{=} \mathbb{N}$ , in the *shared* memory, loads the value of l and writes it to r. For simplicity, we classify PM locations into shared and thread-local ones so that we can use the former as concurrent DS memory blocks and the latter as mementos. An allocation,  $r \coloneqq palloc(e)$ , initializes a fresh PM location in the shared memory with the value evaluated from e and writes the location to r.

A conditional statement, if (e)  $\vec{s_t}$   $\vec{s_f}$ , reduces either to  $\vec{s_t}$  or to  $\vec{s_f}$  depending on the value evaluated from e. Loops reveal loop-carried dependence explicitly in the style of the SSA form (§3.2.3). Specifically, loop  $r \ e \ \vec{s}$ 

<sup>&</sup>lt;sup>5</sup>The SSA form can represent a much more general class of control flow-dependent variables than loop-dependent variables [Cytron et al. 1989, 1991]. Although we present this example in SSA form, we do not require SSA in our implementation.

$p ::= [\delta] \overrightarrow{s_1}    \dots    \overrightarrow{s_n}$	program
$s \in \text{Stmt} ::= r \coloneqq e \mid r \coloneqq \texttt{pload}(e) \mid r \coloneqq \texttt{palloc}(e)$	assignment & PM
$ $ if $(e) \overrightarrow{s_{t}} \overrightarrow{s_{f}}  $ loop $r   e \overrightarrow{s}  $ continue $e  $ break	control constructs
$\mid r \coloneqq f(\vec{e}) \mid$ return $e$	function call/return
$\mid r \coloneqq \texttt{chkpt}(\overrightarrow{s}, e_{mid}) \mid r \coloneqq \texttt{pcas}(e_{loc}, e_{old}, e_{new}, e_{mid})$	detectable op.
$e \in \text{Expr} ::= () \mid z \mid b \mid mid \mid r \mid (e_1 \ op \ e_2) \mid e.i \mid (e_1, e_2) \mid \text{inl} \ e \mid \text{inr} \ e$	pure expr.
$  \hspace{0.2cm} match \hspace{0.1cm} e \hspace{0.1cm} \{ \hspace{0.1cm} inl \hspace{0.1cm} e_{l} \Rightarrow e_{l}' \hspace{0.1cm}, \hspace{0.1cm} inr \hspace{0.1cm} e_{r} \Rightarrow e_{r}' \} \hspace{0.1cm}   \hspace{0.1cm} \epsilon \hspace{0.1cm} lab \hspace{0.1cm}   \hspace{0.1cm} \ldots $	
$v \in \operatorname{Val} ::= () \mid z \mid b \mid mid \mid (v_1, v_2) \mid \operatorname{inl} v \mid \operatorname{inr} v$	value

$z \in \mathbb{Z}$ $b \in \mathbb{B}$ $op \in Op$ $r \in VReg \stackrel{\simeq}{=} \mathbb{N}$	$\sigma \in \mathrm{VRegMap} \stackrel{\simeq}{=} \mathrm{VReg} \rightharpoonup \mathrm{Val}$
$f \in \operatorname{FnId} \qquad \delta \in \operatorname{Env} \stackrel{\triangle}{=} \operatorname{FnId} \rightarrow (\overrightarrow{\operatorname{VReg}} \times \overrightarrow{\operatorname{Stmt}})$	$l \in \operatorname{PLoc} \stackrel{\bigtriangleup}{=} \mathbb{N} \qquad lab \in \operatorname{Label} \qquad mid \in \overrightarrow{\operatorname{Label}}$
$t \in \text{Time} \stackrel{\triangle}{=} \mathbb{N} \qquad tid \in \text{TId} \stackrel{\triangle}{=} \mathbb{N} \qquad mmts \in \text{Mmt}$	$\operatorname{ts} \stackrel{\scriptscriptstyle \bigtriangleup}{=} \overrightarrow{\operatorname{Label}} \to \langle val : \operatorname{Val} ; time : \operatorname{Time} \rangle$
$c \in \text{Cont}$ $ts \in \text{TState} \stackrel{\triangle}{=} \langle \text{regs} : \text{VRegMap}; \text{time}$	$\exists : \text{Time} \rangle \qquad T \in \text{Thread} \stackrel{\triangle}{=} \overrightarrow{\text{Stmt}} \times \overrightarrow{\text{Cont}} \times \text{TState} \times \text{Mmts}$
$ev \in \text{Event} ::= R(l, v) \mid U(l, v_{old}, v_{new}) \qquad tr \in$	$\overrightarrow{\text{Event}}  mem \in \text{Mem}  M \in \text{Machine} \stackrel{\triangle}{=} \overrightarrow{\text{Thread}} \times \text{Mem}$
$\overrightarrow{s_1}, \overrightarrow{c_1}, ts_1, mmts_1 \xrightarrow{tr} \delta \ \overrightarrow{s_2}, \overrightarrow{c_2}, ts_2, mmts_2$	$\operatorname{em}_1 \xrightarrow{tr} \operatorname{mem}_2$ $M_1 \xrightarrow{tr}_p M_2$

#### (MACHINE-STEP)

 $\frac{\mathcal{T}_{1}[tid] = (\overrightarrow{s_{1}}, \overrightarrow{c_{1}}, ts_{1}, mmts_{1}) \quad \mathcal{T}_{2} = \mathcal{T}_{1}[tid \mapsto (\overrightarrow{s_{2}}, \overrightarrow{c_{2}}, ts_{2}, mmts_{2})]}{(\overrightarrow{s_{1}}, \overrightarrow{c_{1}}, ts_{1}, mmts_{1}) \quad \overrightarrow{tr}_{p,\delta} \quad \overrightarrow{s_{2}}, \overrightarrow{c_{2}}, ts_{2}, mmts_{2} \quad \mathsf{mem}_{1} \quad \overrightarrow{tr} \quad \mathsf{mem}_{2}}{(\mathcal{T}_{1}, \mathsf{mem}_{1}) \quad \overrightarrow{tr}|_{U}} \quad \frac{\mathcal{T}_{1}[tid] = (\overrightarrow{s_{1}}, \overrightarrow{c_{1}}, ts_{1}, mmts_{1})}{(\mathcal{T}_{1}, \mathsf{mem}_{1}) \quad \overrightarrow{tr}|_{U}} \quad \frac{\mathcal{T}_{2} = \mathcal{T}_{1}[tid \mapsto (\overrightarrow{p.s_{tid}}, [], ts_{init}, mmts_{1})]}{(\mathcal{T}_{1}, \mathsf{mem}_{2})}$ 

(MACHINE-CRASH)

Figure 3.1: The syntax and semantics of our core PM language (excerpt).

(1) evaluates the initial value from e and assigns it to the dependent variable r; (2) executes the body  $\vec{s}$ ; (3) in doing so, if continue e is executed, then the (merged) loop-carried dependent value evaluated from e is assigned to r, and  $\vec{s}$  is re-executed for the next iteration; and (4) if break is executed, the loop terminates. A function call,  $r := f(\vec{e})$ , evaluates the arguments  $\vec{e}$ , finds the function id f in the program's function environment  $\delta$  with  $\delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \in \overrightarrow{\text{VReg}} \times \overrightarrow{\text{Stmt}}$ , and executes the function body  $\overrightarrow{s_f}$  with a fresh variable context assigning the evaluated arguments to  $\overrightarrow{prms}$ . If return e is executed, then the control goes back to the caller and the return value evaluated from e is assigned to r.

We treat primitive detectable operations as language constructs and implement them on Intel-x86 later in §3.4. Primitive detectable operations comprise chkpt and pcas. A detectable checkpoint,  $r := \text{chkpt}(\vec{s}, e_{\text{mid}})$ , evaluates  $\vec{s}$  as if it is a function body, but using the same variable context as the operation's caller as a variablecapturing closure. A detectable CAS,  $r := \text{pcas}(e_{\text{I}}, e_{\text{o}}, e_{\text{n}}, e_{\text{mid}})$ , evaluates the expressions respectively to  $v_{\text{I}}, v_{\text{o}}$ , and  $v_{\text{n}}$ , attempts to update the PM location  $v_{\text{I}}$  from  $v_{\text{o}}$  to  $v_{\text{n}}$  atomically, and writes whether it succeeded to r. For both chkpt and pcas, their results and timestamps are checkpointed at the thread's sub-memento (located in its private PM) identified by the memento id (*mid*) evaluated from  $e_{\text{mid}}$ .

A thread consists of statements ( $\vec{s}$ ), loop and function continuations ( $\vec{c}$ , definition omitted), a volatile state (ts), and a persistent memento (mmts). Continuations are pushed (resp. popped) for loop and call (resp. break and return) statements, respectively. A thread state, ts, consists of a register file (ts.regs) and the thread's last observed timestamp (ts.time, see §3.2.2). To maintain its invariant, ts.time is initialized with zero at thread initialization point (see **MACHINE-CRASH**), and incremented when a primitive operation is executed or replayed.

			(PROG	ram)		
$labs \in \mathcal{P}(Label$	l) FnTy	$v pe ::= RO \mid RW$	$\vdash n$ $\vdash \delta$ :	$\Delta \qquad \Delta \vdash_{labs_{tid}} \overrightarrow{s_{tid}}$	for each <i>tid</i>	
$\Delta \in \operatorname{EnvType}$	$\stackrel{\bigtriangleup}{=} \operatorname{FnId} \rightarrow$	FnType		$\vdash [\delta] \overrightarrow{s_1}    \dots   $	$\overrightarrow{s_n}$	
				(env-rw)		
(ENV-EM	рту)	(ENV-RO)		$\vdash \delta: \Delta$	$\Delta \vdash_{labs} \vec{s}$	
$\vdash \delta \cdot \Delta$		$\vdash \delta : \Delta$ $\Delta$	$\Delta \vdash_{RO} \vec{s}$	$\overrightarrow{prms}_{all} = \overrightarrow{pr}$	$\overrightarrow{ms}$ ++ {mid}	
$\vdash 0.\Delta$ $\vdash :[]$		$\overline{\vdash \delta[f \mapsto (\overrightarrow{prms}, \overrightarrow{s})] : \Delta[f \mapsto RO]}$		$\vdash \delta[f \mapsto (\overrightarrow{prms_{all}}$	$(\vec{s})]:\Delta[f\mapsto RW]$	
	(емрту)	(ASSIGN)	(CAS)			
$\Delta \vdash_{labs} \overrightarrow{s}$	$\overline{\Delta \vdash_{\emptyset} []}$	$\overline{\Delta \vdash_{\emptyset} [r \coloneqq}$	$\overline{e]} \qquad \overline{\Delta \vdash_{\{la}}$	$_{b\}}[r \coloneqq pcas(e_{l}, e_{o},$	e <sub>n</sub> , mid. <i>lab</i> )]	
		(seq)				
(снкрт)		$labs_{I} \cap labs_{r} = \emptyset$		(IF-THEN-E	(IF-THEN-ELSE)	
$\Delta \vdash_{F}$	$ro \vec{s}$	$\Delta \vdash_{l}$	$abs_{l} \vec{s}_{l} \Delta \vdash_{labs_{r}} \vec{s}_{r}$	$\Delta \vdash_{labs_{t}} \overline{s}$	$\stackrel{\bullet}{t} \Delta \vdash_{labs_{f}} \vec{s_{f}}$	
$\Delta \vdash_{\{lab\}} [r \coloneqq ch$	$\mathtt{kpt}(\vec{s}, mid)$	$(.lab)] \qquad \Delta \vdash$	$_{labs_{l} \uplus labs_{r}} \overrightarrow{s_{l}} + \overrightarrow{s_{r}}$	$\Delta \vdash_{labs_{t} \cup lab}$	$s_{s_{f}}\left[\texttt{if}\left(e\right) \overrightarrow{s_{t}} \overrightarrow{s_{f}}\right]$	
(LOOP-SIMPLE)	(LOOP)				(CONTINUE)	
$\Delta \vdash_{labs} \overrightarrow{s}$		$\Delta \vdash_{labs}$	$\vec{s}$ lab $\notin$ labs			
$\overline{\Delta \vdash_{labs} [\texttt{loop}\_() \overrightarrow{s}]}$	$\Delta \vdash_{\{lab\}}$	$\exists \exists labs \ [loop \ r \ e \ ((r:$	= chkpt([return  r]	$(mid.lab))::\vec{s})]$	$\overline{\Delta \vdash_{\emptyset} [\texttt{continue } e]}$	
(BREAK)		(CALL)		(RETUR	N)	
		$\Delta(f)$	) = RW			
$\Delta \vdash_{\emptyset} [\texttt{bre}$	ak]	$\Delta \vdash_{\{lab\}} [r \coloneqq f$	$(\vec{e} + {\text{mid.}lab})]$	$\Delta \vdash_{\emptyset} [r]$	eturn e]	



When executing a primitive operation op, we compare ts.time with the timestamp  $t_{mmt}$  checkpointed in the memento of op. If ts.time  $< t_{mmt}$ , then op was executed before the crash, and thus we simply update ts.time to  $t_{mmt}$ ; otherwise, the replay is over and we execute op and update ts.time to a new timestamp. A memento is a map from memento ids (lists of labels) to primitive mementos that record values and timestamps; e.g. the id list.pnb denotes the primitive memento used at L3 in Algorithm 2. In our implementation, we statically reason about the structure and size of the memento for each operation with types. Lastly, a machine, M, consists of a list of threads (T) and a memory (mem).

A judgement of the form  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr} \delta \vec{s_2}, \vec{c_2}, ts_2, mmts_2$  denotes a *thread transition* for environment  $\delta$ , emitting a *trace tr*. A trace is a list of *events*; an event is either a read (R(l, v), reading v from shared PM location l) or an update (U( $l, v_{old}, v_{new}$ ), atomically updating l from  $v_{old}$  to  $v_{new}$ ). For read events, the values read from the shared memory are constrained not by thread transitions but by *memory transitions* of the form mem<sub>1</sub>  $\xrightarrow{tr}$  mem<sub>2</sub>. Two transitions are combined into a *machine transition* of the form  $M_1 \xrightarrow{tr} M_2$  for program p. The **MACHINE-STEP** rule states that a thread may execute a step tr, transitioning the memory with the same trace tr, emitting only updates externally ( $tr|_U$ ); the **MACHINE-CRASH** states that a thread may crash and re-execute the initial statements with an empty continuation, initial thread state, and the preserved memento.

#### 3.3.2 Type System

We present our type system for detectable operations with deterministic replay in Fig. 3.2. The **PROGRAM** rule states that a program is typed if its function environment and each thread's statements are typed. A judgement of



(a) Deterministic Replay

(b) Removing Crashes with Deterministic Replay

Figure 3.3: Proving detectability by gradually removing crashes.

the form  $\vdash \delta : \Delta$  denotes that for each function id f, the function  $\delta(f)$  is detectable with type  $\Delta(f) \in \operatorname{FnType}$ . A function type is either RO, meaning the function only reads from shared PM locations and does not access mementos at all; or RW, meaning the function reads and writes to shared PM locations and accesses only those mementos prefixed by mid given as its last argument. The **ENV-EMPTY** rule states that the empty function environment is typed; **ENV-RO** adds a read-only function to the environment<sup>6</sup>; and **ENV-RW** adds a read-write function with the last parameter being the memento id mid. The judgement  $\Delta \vdash_{labs} \vec{s}$  in the premise of **ENV-RW** states that for any function environment ( $\delta$ ) with type  $\Delta$ , the execution of  $\vec{s}$  satisfies the interpretation of RW while using only those sub-mementos prefixed by mid.*lab* for some *lab*  $\in$  *labs*.

For read-write functions, **EMPTY** states that the empty statement list is typed for any function environment type ( $\Delta$ ) using no mementos ( $\emptyset$ ); and **ASSIGN**, **CONTINUE**, **BREAK** and **RETURN** state that so are assignment, continue, break, and return statements for all sub-expressions as they are pure.<sup>7</sup> The **SEQ** composes lists of statements so long as they use disjoint mementos ( $labs_1 \cap labs_r = \emptyset$ ) and sequential composition uses their disjoint union ( $labs_1 \uplus labs_r$ ). The **IF-THEN-ELSE** composes a conditional branch without requiring disjointness as only one branch is executed (see §3.2.1).

The **CAS** rule states that a pcas is typed against the memento label it uses (lab); the **CHKPT** behaves analogously so long as the checkpoint body  $(\vec{s})$  is read-only. We require the body's result to be immediately checkpointed before being assigned to a register for deterministic replay. For instance, consider an execution of Algorithm 2 where among *prev*, *next* and *blk* obtained at L3only *prev* is checkpointed before a crash. The post-crash execution then re-calculates new values, (prev', next', blk'), and uses the old *prev* from the memento but the new values *next'*, *blk'*, mixing the results of different executions across crashes. This leads to a bug: as list traversal is non-deterministic, *prev* and *next'* may not be adjacent to each other, breaking the list invariant.

The **LOOP-SIMPLE** states that a loop without loop-carried dependence is typed if its body is  $(\vec{s})$ . Here, the loop-dependent variable "\_" means it is written to nowhere, or equivalently, there are no dependent variables (§3.2.2). The **LOOP** states that a loop is typed if so is its body, its dependent variable (r) is checkpointed at the loop head, and the checkpoint and body use disjoint memento labels (§3.2.3). The **CALL** states that an RW function call is typed against the memento label it uses.

#### 3.3.3 Detectability of Typed Programs

We sketch the proof of the detectability of typed programs and give the full proof in §B.6. Unlike the prior work [Friedman et al. 2018; Attiya et al. 2018], we formulate detectability in terms of behaviour refinement. For a program, p, we say event trace tr is a *behaviour* of p, written  $tr \in B^{\not{t}}(p)$ , if there exists M such that  $init(p) \xrightarrow{tr}{}_{p}^{*} M$ , where init(p) is the initial machine of p and  $\xrightarrow{tr}{}_{p}^{*}$  is the reflexive transitive closure of the machine

<sup>&</sup>lt;sup>6</sup>For brevity, we omit the definition of the read-only  $\vdash_{\mathsf{RO}}$  judgement as it is straightforward (see §B.5 for the its definition).

<sup>&</sup>lt;sup>7</sup>We do not establish the usual soundness result with our type system; e.g. while we can derive  $\Delta \vdash_{\emptyset} [r_1 \coloneqq r_2]$  for any  $\Delta$ ,  $r_1$  and  $r_2$ , the  $r_1 \coloneqq r_2$  may get stuck as  $r_2$  is a free variable. Though it is straightforward to adapt our system for soundness, we forgo this as this is not our aim and our type system is sufficient for our main goal: detectability by deterministic replay.

transition  $\xrightarrow{tr}_p$  with concatenated event traces. A tr is a *crash-free behaviour* of p, written  $tr \in B(p)$  if it is a behaviour from a crash-free machine execution using only **MACHINE-STEP**. We then prove the following theorem.

THEOREM 3.3.1 (DETECTABILITY). Given a program p, if  $\vdash p$  holds, then  $B^{\not t}(p) \subseteq B(p)$ .

This theorem ensures failure transparency in that crashes do not introduce additional behaviours; that is, this theorem ensures the detectable recoverability of typed programs.

We prove this theorem by gradually transforming an arbitrary execution of p into one without crashes while preserving the behaviour, as illustrated in Fig. 3.3. We exploit the fact that each thread interacts with the other components only via event traces: as long as event traces are preserved, we can *locally merge* a thread's consecutive executions across crashes into one without crashes. Subsequently, the resulting machine execution would produce the same behaviour as before with fewer crashes. Going forward, we will get a crash-free execution with the same behaviour.

**Deterministic Replay** We formulate the ability to locally merge thread executions in Theorem 3.3.2. We assume that a thread executes the statements  $\vec{s}$  twice, before and after a crash. As such, the statements, continuations, and volatile thread state are initialized and the memento  $(mmts_{\omega})$  is preserved. There then is an execution without crashes that results in the same memento  $(mmts_{\omega})$  while emitting an event trace  $(tr_x)$  that refines the original event trace (tr + tr): we can reach  $tr_x$  from tr + tr by removing some read events. Trace refinement is sufficient to replace thread executions in a machine execution while preserving its behaviour, because machine transitions ignore read events and memory transitions are closed under trace refinement.

DEFINITION 3.3.2 (DETERMINISTIC REPLAY). Let  $\delta$  be a function environment and  $\vec{s}$  be a list of statements. We say  $\vec{s}$  is deterministically replayed for  $\delta$ , denoted by DR( $\delta$ ,  $\vec{s}$ ), if the following holds:

$$\forall tr, \underline{tr}, \overrightarrow{s_{\omega}}, \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}.$$

$$\vec{s}, [], ts, mmts \quad \underline{tr}^{*}_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} \quad \longrightarrow \quad \vec{s}, [], ts, mmts_{\omega} \quad \underline{tr}^{*}_{\delta} \overrightarrow{s_{\omega}}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \quad \longrightarrow \quad \vec{s}, [], ts, mmts_{\omega} \quad \underline{tr}^{*}_{\delta} \overrightarrow{s_{\omega}}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \quad \longrightarrow \quad \vec{s}, [], ts, mmts_{\omega} \quad \vec{s}, \vec{s_{\omega}}, \vec{s_{\omega}},$$

LEMMA 3.3.3. Let  $\delta$  be an environment,  $\Delta$  be an environment type,  $\vec{s}$  be a list of statements, and labs be a set of labels. If we have  $\vdash \delta : \Delta$  and  $\Delta \vdash_{labs} \vec{s}$ , then  $\mathsf{DR}(\delta, \vec{s})$ .

This lemma states that typed statements are deterministically replayed. We prove it by strong induction on the derivations of  $\vdash \delta : \Delta$  and  $\Delta \vdash_{labs} \vec{s}$ , formalizing the arguments presented in §3.2.

**Erasure** In the absence of crashes, a program p behaves equivalently to the *erasure* of p, written erase(p), intuitively corresponding to removing the highlighted parts in §3.2. In particular, memento parameters and arguments are removed, checkpoint operations are removed, and pcas operations are replaced with plain cas operations. We thus obtain the following theorem.

THEOREM 3.3.4 (ERASURE). Given a program p,  $If \vdash p$  holds, then  $B^{\not z}(p) \subseteq B(erase(p))$ .

The theorem effectively reduces the complexity of designing detectable and persistent DS to that of designing volatile DS (already well-studied) and adapting volatile DS to our type system (straightforward). In particular, programmers no longer need to write challenging-to-develop and reason-about DS-specific recovery code, which is required by most hand-tuned persistent DSs. This way, we will straightforwardly design a wide variety of high-performance detectable DSs in §3.5.

## 3.4 Implementation of the Core Language

To show the feasibility and practicality of our core language in §3.3, we implement it on Intel-x86.

#### 3.4.1 Framework

**PM Primitive** We use the App Direct mode of Intel-x86 Optane DCPMM to access PM locations with byte addressability via load, store, and CAS instructions. We use **clwb** instructions to ensure a write to a PM location is persisted: a store or CAS to a PM cache line *cl* is guaranteed to be persisted if followed by **clwb** *cl* and then **sfence**, **mfence**, or a successful CAS. We refer the reader to Cho et al. [2021b]; Raad et al. [2019b] for the formal semantics of **clwb**. We use Ralloc [Cai et al. 2020] for PM allocation and our modified version of Crossbeam [Developers 2019] for safe memory reclamation of shared PM locations (see §3.5.1 for more details on reclamation).

**Crash Handler** To emulate **MACHINE-CRASH**, we install a *crash handler* that continuously observes and handles crashes. (1) When a thread crashes, which may happen due to signals but not widely considered in the literature [Attiya et al. 2018; Ben-David et al. 2019; Attiya et al. 2022], the handler creates a new thread that executes the original thread's initial statements. It also initializes the thread state (*ts*), e.g. setting *ts*.time to zero, and runtime resources such as reclamation handle (see §3.5.1 for more details). (2) When the whole system crashes, the post-crash execution first executes the handler, which then initializes the system state *as if* every thread experiences just a thread crash instead of the system crash. Specifically, the handler performs Ralloc's garbage collection, initializes volatile data used by primitive operations (see §3.4.2 and §3.4.3 for details), and revives the threads.

**Timestamp** The core language assumes a consistent clock for multiple threads across crashes. We design such a clock on Intel-x86 using the rdtscp instruction generating hardware timestamps. The hardware clock is consistent for a single thread: *strictly increasing* and *serializing* in that rdtscp followed by **lfence** is not reordered with the surrounding instructions [Intel 2024a].

However, Kashyap et al. [2018] observe that the clock is *not* consistent for multiple threads across crashes as follows. (1) The clock is reset to zero when the machine is rebooted after a crash. (2) The clock has an inter-core skew due to misaligned delivery of the RESET signal at the system boot. As such, even if an rdtscp instruction *happens before* [Owens et al. 2009] another in a different thread, their timestamps may not be ordered. Still, the skew is *invariant*: constant regardless of dynamic frequency and voltage scaling. For the core language, we address these caveats as follows.

For reset, the crash handler calibrates the clock at the system boot. Specifically, it ① calculates the maximum timestamp checkpointed in all mementos,  $t_{max}$ ; ② generates the current timestamp,  $t_{init}$ , using rdtscp; and ③ adds offset  $(-t_{init} + t_{max})$  to all timestamps generated by rdtscp. The calibrated timestamps are then always larger than those checkpointed before the system boot.

For skew, we relax the synchronization criteria of the clock. We follow Kashyap et al. [2018] to measure the maximum pair-wise inter-core skew,  $O_q$ . We then make the following observation.

OBSERVATION 1 (WEAK GLOBAL SYNCHRONIZATION). Suppose a and b are rdtscp; lfence instruction sequences. If either  $a \xrightarrow{po} b$  (single-thread program order) or  $a \xrightarrow{hb} wait(O_g) \xrightarrow{hb} b$  (multi-thread happens-before), then a's timestamp is less than b's.

Here, wait( $O_g$ ) is a spin loop to provide a sufficient margin for the clock skew. The single-thread program order and multi-thread happens-before order conditions are used in the implementation of checkpoint (§3.4.2) and CAS (§3.4.3) operations, respectively.

Algo	Algorithm 4 Detectable checkpoint				
1: <b>f</b>	1: <b>function</b> $chkpt(\vec{s}, mid)$		$v_r \coloneqq \mathbf{exec} \overrightarrow{s}$		
2:	$t_0 \coloneqq \text{Load}_{\text{pln}}(mmts[mid][0].time)$	12:	$\mathtt{Store}_{\mathtt{pln}}(mmts[mid][st].val, v_r)$		
3:	$t_1 \coloneqq \text{Load}_{\text{pln}}(mmts[mid][1].time)$	13:	if $SIZEOF(mmt) > CLSIZE$ then		
4:	$t_{mmt} \coloneqq (t_0 < t_1)$ ? $t_1$ : $t_0$	14:	flushopt <i>mmts</i> [mid][ <i>st</i> ].val; sfence		
5:	$(st, lt) \coloneqq (t_0 < t_1) ? (0, 1) : (1, 0)$	15:	end if		
6:	<b>if</b> $t_{mmt} > ts$ .time <b>then</b>	16:	$t\coloneqq \mathbf{rdtscp}$		
7:	$ts.time \coloneqq t_{mmt}$	17:	$Store_{pln}(mmts[mid][st].time, t)$		
8:	$v_r \coloneqq \operatorname{Load}_{\operatorname{pln}}(mmts[\operatorname{mid}][lt].\operatorname{val})$	18:	flushopt mmts[mid][st].time; sfence		
9:	return $v_r$	19:	$ts.time \coloneqq t$		
10:	end if	20:	return $v_r$		
		21: <b>e</b>	nd function		

The single-thread program order sufficiently separates two rdtscp instructions even if the thread is contextswitched in-between. Even if the thread switches to a core with a negative timestamp offset, its effect, bounded by  $O_g$  (60ns at the maximum in our evaluation), is subsumed by the context switch latency (2-5µs at the minimum [Microsoft 2023; Blandy 2022]). Similarly, for the multi-thread happens-before condition,  $O_g$  sufficiently separates two rdtscp instructions regardless of their executed cores because  $O_g$  is the maximum *inter-core* skew.

#### 3.4.2 Detectable Checkpoint

We implement the chkpt operation of the core language (§3.3.1) on Intel-x86. Following Ben-David et al. [2019], we ensure the atomicity of chkpt (i.e. one never observes a partially checkpointed value) by double buffering: while a buffer is being written, the other buffer holds a valid value. Moreover, we record timestamps and values in PM to deterministically replay control flow (§3.2.2).

We present our implementation in Algorithm 4. To atomically update a timestamped value in the *abstract* memento (§3.3.1), its *concrete* implementation uses two timestamped values, *stale* and *latest*. The algorithm then ① compares the given memento's two timestamps (*st* and *lt*) to distinguish stale from latest (L2-L5); ② if the memento's timestamp ( $t_{mmt}$ ) is greater than the thread's replaying timestamp (*ts.time*), then the operation was already performed before the crash. In this case, *ts.time* is incremented to  $t_{mmt}$  first, and then the pre-crash result is replayed by simply returning the old returned value (L6-10); ③ write the result of the given statements to the memento's stale buffer (L12); ④ flush the stale buffer, unless the memento fits in a cache line so that the buffer is anyway flushed at L18, following van Renen et al. [2020]'s optimization technique (L14); and ⑤ update the stale timestamp to the current timestamp (L17), flush it (L18), update *ts.time* (L19), and return the result (L20). Here, "**flushopt** *l*" is a shorthand for performing **clwb** *cl* on all cache lines *cl* that spanning location *l*.

#### 3.4.3 Detectable Compare-and-Swap

We implement the pcas operation of our core language (§3.3.1) on Intel-x86. Following Attiya et al. [2018]; Ben-David et al. [2019], our pcas on location l comprises three phases: *locking* l with an architecture-provided plain CAS, *committing* the operation with PM writes, and *unlocking* l with another plain CAS. If a thread observes a locked location, it *helps* the ongoing operation to guarantee lock freedom. When helping, it is crucial to notify such a fact to the helped thread to ensure deterministic replay; otherwise, in the case that a thread performs a locking CAS, crashes, and gets helped, then the thread would incorrectly perform the same CAS (that is already performed by the helper) again in the post-crash execution. While the helping mechanism of Attiya et al. [2018] (resp. Ben-David et al. [2019]) requires an array of  $O(T^2)$  (resp. O(T)) sequence numbers in PM for each location (where T is the number of threads), we reduce the space consumption in PM to only 8 bytes per location. The key idea is comparing timestamps as for loops (§3.2.2).

**Components** An 8-byte location consists of 1-bit *parity* for helping, 1-bit *helping flag* to prevent ABA, 8-bit thread id (0 reserved for the pcas algorithm and 1-255 usable), 54-bit address annotated with user tag (64TB with 8-bit tag or 256GB with 16-bit tag)<sup>8</sup>. The tag is reserved for users to annotate arbitrary bits to pointer values for correctness [Harris 2001] or optimization [Chen et al. 2020]. We assume the ENCODE and DECODE functions respectively convert a (parity, thread id, offset) tuple to a location and vice versa.

As with the chkpt operation, pcas ensures atomicity by double buffering, storing two copies of a value and an annotated timestamp in its implementation of primitive memento. A 62-bit timestamp generated from rdtscp (sufficient for about 47 years without overflow) is annotated with a 1-bit *parity* and a 1-bit *success* flag, forming 8 bytes in total. We assume ENCODET and DECODET convert a  $\langle parity, success flag, timestamp \rangle$  tuple into an annotated timestamp and vice versa.

For helping, our framework tracks several timestamps in DRAM and PM. The *ts*.cas timestamp in DRAM records the parity-annotated timestamps of each thread's last CAS operation across crashes, while the global arrays HELP[2][T] in PM record the timestamp of the last helping for each parity and thread, written by the helpers. Our framework maintains the invariant that the thread *ts*'s CAS was helped if *ts*.cas is less than HELP[p][ts] for some appropriate parity *p* (see below).

The crash handler initializes *ts*.cas with the maximum timestamp checkpointed in pcas primitive mementos when a thread crashes, and uses HELP to calculate  $t_{max}$  for clock calibration when the system crashes (§3.4.1).

**Load** We present our pload and pcas implementation in Algorithm 5. As pcas acquires a lock by temporarily tagging parity, success flag, and thread id to the location value in PM, we also implement pload that helps the ongoing pcas to release the lock, ensuring it reads a value persisted in PM. Specifically, LOAD<sub>PLN</sub>(L1) performs an architecture-provided plain load and invokes HELP (see below for details on helping). As such, both operations are oblivious to tags: their input and output location values are tagged with zero.

**CAS: Normal Execution** The pcas operation (L5) begins by identifying the stale and latest values in the memento (L9). It then performs two main tasks: (1) determining whether the CAS operation was completed or crashed while executing previously with the latest values in the memento, and if so, returning the previous result value (L12-27); (2) if not, executing an actual CAS operation (L28-52). For easier understanding, we describes the second task first.

The CAS operation ① tries to lock the location by performing a plain CAS to the new value annotated with the next parity ( $\neg p_{own}$ ) and the thread id (*tid*, L30-34); ② if unsuccessful, it finishes the operation after updating *ts*.time and persisting the failure to the memento (L36-41); ③ ensures the operation is committed by flushing the plain CAS (L43); and ④ completes the operation after updating *ts*.time (L44) and *ts*.cas (for the next CAS operation) (L46), persisting the success to the memento (L48), attempting to unlock the location by atomically clearing annotations (L50), and (regardless of the result) ensuring the writes to the memento are flushed (L51).

**CAS: Replay** To demonstrate that the execution of pcas is deterministically replayed, we first define the following events of a pre-crash execution. *Commit* is the flush of the first plain CAS at L30. Note that this event does not coincide with the flush instruction at L43, as a write can be voluntarily flushed before requested. *Checkpoint* is the flush of memento writes at L39 and L47. *Unlock* is the flush of the second plain CAS at L50.

<sup>&</sup>lt;sup>8</sup>If 64 or more bits are necessary, a 118-bit integer supporting detectable CAS can be constructed from 128-bit machine words and double-word machine CAS operations.

				1.0
1: <b>fun</b>	iction pload(loc)	$\triangleright$ for location values	27:	end if
2:	$cur \coloneqq \text{Load}_{pln}(loc)$		28:	$old' \coloneqq \texttt{encode}(\texttt{Even}, \texttt{false}, 0, old)$
3: 1	return $Help(loc, cur)$		29:	$new' \coloneqq \texttt{encode}(\neg par_{own}, \texttt{false}, tid, new)$
4: <b>enc</b>	l function		30:	$r_1 \coloneqq CAS_{\mathtt{pln}}(loc, old', new')$
			31:	$t \coloneqq \mathbf{rdtscp}; \mathbf{lfence}$
5: <b>fun</b>	iction pcas(loc, old, new)	, mid)	32:	if $r_1$ is (Err $cur$ ) then
6:	$t_0 \coloneqq \operatorname{Load}_{\operatorname{pln}}(mmts[\operatorname{mid}])$	[0].time)	33:	$cur \coloneqq \operatorname{Help}(loc, cur)$
7:	$t_1 \coloneqq \operatorname{Load}_{\operatorname{pln}}(mmts[mid])$	[1].time)	34:	if $cur = old$ then go to $30$
8: 7	$t_{mmt} \coloneqq (t_0 < t_1) ? t_1 : t_0$		35:	$ts.time \coloneqq t$
9:	$(st, lt) \coloneqq (t_0 < t_1) ? (0, 1)$	l): $(1,0)$	36:	$pst_{fail} \coloneqq \texttt{encodeT}(\texttt{Even}, \texttt{false}, t)$
10:	$pst_{mmt} \coloneqq \text{Load}_{pln}(mmts)$	[mid][lt].time)	37:	$ts.cas\coloneqq pst_fail$
11:	$(par_{mmt}, suc_{mmt}, t_{mmt}) \coloneqq$	$\text{decodeT}(pst_{mmt})$	38:	$Store_{PLN}(mmts[mid][st].val, cur)$
12:	<b>if</b> $t_{mmt} > ts$ .time <b>then</b>		39:	$STORE_{PLN}(mmts[mid][st].time, pst_{fail})$
13:	$ts.time \coloneqq t_{mmt}$		40:	flushopt mmts[mid][st]; sfence
14:	if $suc_{mmt}$ then return	(true, old)	41:	return (false, $cur$ )
15:	$v_r \coloneqq \text{Load}_{\text{pln}}(mmts[n$	nid][lt].val)	42:	end if
16:	<b>return</b> (false, $v_r$ )		43:	flushopt <i>loc</i> ; sfence
17:	end if		44:	$ts.time \coloneqq t$
18:	$\_ \coloneqq \texttt{pload}(loc)$		45:	$pst_{\texttt{suc}} \coloneqq \texttt{encodeT}(\neg par_{\texttt{own}},\texttt{true},t)$
19:	$(par_{own}, \_, t_{own}) \coloneqq decod$	eT(ts.cas)	46:	$ts.cas \coloneqq pst_{suc}$
20:	$t_{help} \coloneqq Load_{pln}(HELP[-$	$rpar_{\sf own}][tid])$	47:	$Store_{pln}(mmts[mid][st].time, pst_{suc})$
21:	if $t_{\sf own} < t_{\sf help}$ then		48:	flushopt mmts[mid][st].time
22:	$ts.time \coloneqq t_{help}$		49:	$new'' \coloneqq \texttt{encode}(\texttt{Even}, \texttt{false}, 0, new)$
23:	$pst_{suc} \coloneqq encodeT(\neg performance)$	$ar_{own}, true, t_{help})$	50:	$r_2 \coloneqq \operatorname{CAS}_{\operatorname{PLN}}(loc, new', new'')$
24:	$Store_{pln}(mmts[mid][s$	$t]$ .time, $pst_{\sf suc})$	51:	if $r_2$ is Err then sfence
25:	flushopt mmts[mid][s	t].time; <b>sfence</b>	52:	<b>return</b> (true, <i>old</i> )
26:	$\textbf{return}\;(\texttt{true},old)$		53: <b>e</b> :	nd function

Algorithm 5 Load and Detectable CAS for Location Values

Based on the timing of a crash, the memory state that can be observed during post-crash execution can be categorized as follows:

- ( $\ell_1$ ) Before commit: the latest timestamp in the memento ( $t_{mmt}$ ) is less than or equal to<sup>9</sup> the thread's last observed timestamp (ts.time).
- ( $\ell_2$ ) Between commit and checkpoint:  $t_{mmt}$  is still less than or equal to ts.time. The location (loc) can have one of two states: ( $\ell_{2a}$ ) loc is still locked by the thread; or ( $\ell_{2b}$ ) loc is not locked by the thread as it is unlocked by another thread's helping.
- $(\sharp_3)$  After checkpoint:  $t_{mmt}$  is greater than ts.time.

The replay algorithm (L12-27) exhaustively covers all the crash cases mentioned above. After decoding the memento's annotated timestamp (L11), it compares  $t_{mmt}$  and ts.time. If  $t_{mmt}$  is greater than ts.time (corresponding to  $\ell_3$ ), the pre-crash execution is replayed: it updates ts.time and if pcas was successful, returns true and *old* (L14); otherwise returns false and the value stored in the memento (L16). If  $t_{mmt}$  is less than or equal to ts.time, it helps the location's ongoing pcas if it exists (L18), which transitions the sub-case  $\ell_{2a}$  to  $\ell_{2b}$ . To distinguish

<sup>&</sup>lt;sup>9</sup>If the memento function is within a loop, it is possible for the timestamp of the memento and the thread's last observed timestamp to be equal.

Algorithm 6 Help for Detectable CAS

1: <b>f</b> u	unction Help(loc, old)	26:	if $CAS_{PLN}(loc, old, old')$ is (Err cur) then
2:	$(par_{old}, dsc_{old}, tid_{old}, o_{old}) \coloneqq \mathtt{decode}(old)$	27:	$old \coloneqq cur;$ goto 2
3:	if $tid_{old} = 0$ then return $o_{old}$	28:	end if
4:	$\mathbf{wait}(O_g)$	29:	flushopt <i>loc</i> ; sfence
5:	$t \coloneqq \mathbf{rdtscp}; \mathbf{lfence}$	30:	return o <sub>old</sub>
6:	$\mathbf{wait}(O_g)$	31: <b>e</b> i	nd function
7:	$cur\coloneqq  ext{Load}_{ ext{pln}}(loc)$		
8:	if $old \neq cur$ then $old \coloneqq cur$ ; goto 2	32: <b>f</b> u	anction RegisterDesc( $loc, old$ )
9:	flushopt loc	33:	$(\_, dsc_{old}, tid_{old}, seq_{old}) \coloneqq \mathtt{decode}(old)$
10:	$r_{\sf dsc} \coloneqq \operatorname{RegisterDesc}(loc, old)$	34:	if $dsc_{old}$ is true then
11:	if $r_{dsc}$ is (OK $cur$ ) then	35:	<b>goto</b> 45
12:	$(par_{old},\_,tid_{old},o_{old})\coloneqq \mathtt{decode}(cur)$	36:	end if
13:	else	37:	$seq_{next} \coloneqq \text{Load}_{\text{pln}}(DESC[tid].seq) + 1$
14:	$old \coloneqq \text{Load}_{pln}(loc); \text{ goto } 2$	38:	$Store_{pln}(DESC[tid].seq, seq_{next})$
15:	end if	39:	$Store_{pln}(DESC[tid].new, old)$
16:	$t_{help} \coloneqq Load_{pln}(HELP[par_{old}][tid_{old}])$	40:	flushopt DESC[tid]
17:	if $t \leq t_{help}$ then	41:	$desc' \coloneqq \texttt{encode}(\texttt{Even},\texttt{true},tid,seq_{next})$
18:	$old \coloneqq \operatorname{Load}_{\operatorname{pln}}(loc);$ goto $2$	42:	$\mathrm{CAS}_{\scriptscriptstyle\mathrm{PLN}}(loc,old,desc')$
19:	end if	43:	$old\coloneqq \texttt{Load}_{pln}(loc)$
20:	$r \coloneqq \mathrm{CAS}_{\mathrm{pln}}(HELP[par_{old}][tid_{old}], t_{help}, t)$	44:	$(\_, dsc_{old}, tid_{old}, seq_{old}) \coloneqq \mathtt{decode}(old)$
21:	if $r$ is Err then	45:	$new \coloneqq Load_{pln}(DESC[tid_{old}].new)$
22:	$old \coloneqq \operatorname{Load}_{\operatorname{pln}}(loc);$ goto 2	46:	$ if \ dsc_{old} \land \ seq_{old} = = DESC[tid_{old}].seq \ then $
23:	end if	47:	return Οκ <i>new</i>
24:	<b>flushopt</b> $HELP[par_{old}][tid_{old}]$	48:	end if
25:	$old' \coloneqq \texttt{encode}(\texttt{Even}, \texttt{false}, 0, o_{old})$	49:	return Err
		50: <b>e</b> i	nd function

between cases  $\ell_1$  and  $\ell_{2b}$ , the last timestamp increased by helper and the timestamp of the thread's last CAS operation should be compared. To this end, it decodes ts.cas, retrieves the parity and timestamp ( $t_{own}$ ), and loads the helping timestamp ( $t_{help}$ ) using the opposite parity (see below for details of parity and timestamp on helping). If  $t_{help}$  is greater than  $t_{own}$  (corresponding to  $\ell_{2b}$ ), it detects (from the invariant of ts.cas and HELP) that the last CAS operation actually succeeded and finalizes the operation (L21-27). Otherwise (corresponding to  $\ell_1$ ), it proceeds to the normal execution (L28-52).

**Helping** We present our HELP implementation in Algorithm 6. For lock-freedom, a thread may invoke HeLP(loc, old) (L1) for *loc*'s ongoing pcas operation to be flushed, unlock it and to return an unlocked (i.e. untagged) location value. It **0** returns the given value *old* read from *loc* if is already unlocked (L3); **2** waits for  $O_g$ , reads the current timestamp (t), and waits for  $O_g$  again to make t synchronized across other threads (L4-L6, see Observation 1); **3** loads a value, say *cur*, from *loc* again, and if *old*  $\neq$  *cur*, then retries from L2 (L8); **4** ensures the ongoing operation is committed by flushing *loc* (L9); **5** registers the helping descriptor flag to prevent ABA (L10-15); **3** loads  $HELP[par_{old}][tid_{old}]$ , the last CAS help's timestamp for the parity and thread id annotated in *old*, and if it is bigger than t, retries the operation (L16-19); **7** performs a plain CAS and flush on  $HELP[par_{old}][tid_{old}]$  to atomically increase it to t, and if unsuccessful, retries the operation because the CAS has been already helped (L20-24); **3** tries to unlock the location with a plain CAS and a flush, and if unsuccessful, retries the operation (L25-29); and **9** returns the unlocked location (L30).



Figure 3.4: Synchronization of pcas() and HELP().

For deterministic replay, we show that HELP() updates HELP for a re-execution of pcas to enter the branch at L21 if and only if the previous execution of pcas crashed between *commit* and *checkpoint* of success ( $\ell_2$ ). To this end, it is sufficient to prove the following.

LEMMA 3.4.1. Let  $p_n$  and  $t_n$  denote the parity and timestamp of tid's  $n^{th}$  pcas invocation. The sequence  $\{p_i\}$  then alternates between even and odd numbers, and the sequence  $\{t_i\}$  is strictly increasing. Then  $t_{n-1} < HELP[p_n][tid]$ if and only if either the  $n^{th}$  or a later CAS with parity  $p_n$  was helped.

PROOF. Suppose a HELP operation generates a timestamp  $t_h$  at L5 and tries to help the second plain CAS of thread tid's n-th CAS invocation, as illustrated in Fig. 3.4. Here, we depict the plain CASes and timestamp generations of tid's  $(n-1)^{\text{st}}$  to  $(n+1)^{\text{st}}$  CAS invocations, and loads and timestamp generations of a HELP invocation, where Update<sub>n,i</sub> represents the *i*<sup>th</sup> plain CAS of tid's  $n^{\text{th}}$  CAS, and Load represents a load from a location. Then we have the following properties from Observation 1: (1)  $t_{n-1} < t_h$  from  $a \xrightarrow{p_0} c \xrightarrow{rf} h \xrightarrow{p_0} i \xrightarrow{p_0} j$ ; and (2)  $t_h < t_{n+1}$  from  $j \xrightarrow{p_0} k \xrightarrow{p_0} l \xrightarrow{rb; rf^?} e \xrightarrow{p_0} g$ , where  $p_0$  is the program order; rf is the reads-from relation from each write to its readers; rb is the reads-before relation from each read to the later writes;  $rb; rf^?$  is the reads-before relation possibly followed by a reads-from relation; and all relations constitute the *happens-before* relation hb in the x86-TSO memory model (see Owens et al. [2009] for more details).

Recall that HELP persists Update<sub>n,1</sub> (L9), atomically increases  $HELP[p_n][tid]$  to  $t_h$  (L20-L24), and helps Update<sub>n,2</sub> (L25-L29). If thread tid's  $n^{\text{th}}$  CAS was helped, then we have  $t_{n-1} < t_h \leq HELP[p_n][tid]$  due to property (1). Conversely, if  $t_{n-1} < HELP[p_n][tid]$ , then it cannot be the result of a help for  $(n-2)^{\text{nd}}$  or earlier CASes or those with parity  $\neg p_n$  due to property (2).

**Preventing ABA** To see why an ABA problem may happen, consider the following scenario for a location, say *l*:

- (1) Thread A is performing pcas. It locks l, atomically changing the value from  $v_1$  to  $v_2$  with the first plain CAS (L30 in Algorithm 5).
- (2) Thread B is performing Help(). It is about to help  $T_1$ 's operation, read a timestamp, and sleep for a while (L5 in Algorithm 6).
- (3) Thread A finishes pcas by itself, and performs another pcas from  $v_2$  to  $v_2$ . Again, it locks l, atomically changing the value from  $v_2$  to  $v_2$  with the first plain CAS (L30 in Algorithm 5).
- (4) Thread B validates its helping operation by reading  $v_2$  at L7 in Algorithm 6. Since the old and new values are the same as  $v_2$ , and Thread B thinks it can help Thread A's pcas.
- (5) Thread A is crashed, and Thread B *wrongly* helps Thread A's operation by recording an *old* timestamp (generated before the sleep) to *HELP*.

(6) Even though Thread A's operation was helped, Thread A thinks that it failed because an old timestamp is recorded in *HELP*.

We prevent such an ABA problem with sequence numbers in helping descriptors. More specifically, we introduce a shared PM array, DESC, that records helper's information. For each tid, DESC[tid] records the helper tid's information consisting of the new location value to write as the result of helping, annotated with tid and parity; and a unique sequence number. Instead of helping the second plain CAS directly at L26 in Algorithm 6, the helper announces its intention to help by atomically updating the location to a tuple consisting of the helping bit, helper's tid, and helping's sequence number. Once an intention was announced, it can be served by any helpers. Thanks to the unique sequence number, now helpers cannot be confused with two pcas operations that atomically updates to the same value, thus preventing the ABA problem.

### 3.5 Implementation of Concurrent Data Structures

As primitive detectable operations, we implement *Chkpt-mmt*: chkpt (§3.4.2); *CAS-mmt*: pcas (§3.4.3); *Indel-mmt*: *insertion/deletion* for atomic locations that performs fewer flushes than pcas. These primitives capture the essence of optimization in Friedman et al. [2018]; Li and Golab [2021]'s hand-tuned detectable Michael-Scott queues (MSQs) [Michael and Scott 1996] (see §B.1 for details). Accordingly, we extend the core language to support additional primitive operations, including *Vol-mmt*: a volatile location for cached values requiring no flushes (see §B.2.1 for details); and *Comb-mmt*: an adaptation of Fatourou et al. [2022]'s general *combiner* for persistent DSs to our framework. While the original combiner is detectable, it only supports a *single* invocation of each operation by each thread, e.g. the following statements are not detectably recoverable:

1:  $v_1 := \text{Dequeue}(q); \quad v_2 := \text{Dequeue}(q); \quad \text{Enqueue}(q, v_1 + v_2)$ 

If an execution crashes while performing DEQUEUE, we cannot detect whether it was for  $v_1$  or  $v_2$ . In contrast, we distinguish the two invocations by distinct sub-mementos.

Using the primitives and our type system, we implement the following detectable, persistent DSs: *List-mmt*: CAS-based lock-free linked-list; *TreiberS-mmt*: CAS-based Treiber stack [Treiber 1986]; *MSQ-mmt-O0*: CAS-based MSQ; *MSQ-mmt-O1*: MSQ based on *Indel-mmt* and *Vol-mmt*; *CombQ-mmt*: combining queue based on *Comb-mmt*; and *Clevel-mmt*: CAS-based lock-free resizing hash table of Chen et al. [2020]<sup>10</sup>, which we optimize with an advanced type rule, LOOP-TRY (see §B.2.2 for details). Theorem 3.3.4 guarantees the detectability of these implementations. In addition, we implement *MSQ-mmt-O2*: a variant of *MSQ-mmt-O1* with an *invariant-based optimization*, which reduces PM flushes based on the invariant that certain location values are always persisted (see §B.2.3 for details).

#### 3.5.1 Safe Memory Reclamation

All pointer-based lock-free DSs in DRAM should deal with the problem of safe memory reclamation (SMR). For instance, Treiber's stack [Treiber 1986] is basically a linked-list of elements with the head being the stack top, where a thread detaches the head block while the other threads may hold a local pointer to the same block. Due to the local pointer, the reclamation of the detached block should be *deferred* until every thread no longer holds such local pointers. Often, the SMR problem is systematically handled with *reclamation schemes* such as hazard pointers (HP) [Michael 2004] and epoch-based reclamation (EBR) [Fraser 2004].

Prior works on persistent lock-free DSs in PM also handle the SMR problem with reclamation schemes: Friedman et al. [2018] use HP; and DSS [Li and Golab 2021] and (nb)Montage [Wen et al. 2021; Cai et al. 2021]

 $<sup>^{10}\</sup>mbox{We}$  use a bug-fixed version due to Chen et al. [2022].

use EBR. However, the prior work does not discuss how to ensure durable linearizability or detectability in the presence of memory reclamation in details. In fact, we discover and fix a use-after-free bug in the queues of Friedman et al. [2018]; Li and Golab [2021] in case of crashes due to a lack of flush. In this section, we present four concrete guidelines for safe memory reclamation of PM.

**Introducing the Retire Primitive Operation** SMR schemes provide the *retire* function that receives a detached block and reclaims it when every thread no longer references it. We extend the core language to support such a retire function, retire(e), and the type system to admit the following rule:

(RETIRE)

 $\Delta \vdash_{\emptyset} [\texttt{retire}(e)]$ 

Here, e is an expression that evaluates to a PM location.

**Clearing Local Pointers in Mementos on PM** Before reclamation, we should clear local pointers not only in program variables on DRAM but also in mementos on PM. Otherwise, blocks may be reclaimed, the thread crashes, and then the operation retrieves and dereferences its memento's local pointers, invoking use-after-free error. We prevent this error by clearing mementos just before the end of a *critical section*. More specifically, we (1) wrap a thread's operation on its memento within a critical section; and (2) at the end of a critical section, clear the memento by overwriting null to all of its PM locations. For clearing's crash consistency, we install a per-thread, 1-bit "clearing" flag, which is toggled and flushed at the beginning and the end of the clearing. Should a crash happens, the crash handler first checks whether the flag is set, and if so, resumes clearing.

**Flushing Location before Retirement** The queues of Friedman et al. [2018]; Li and Golab [2021] have a use-after-free bug caused by the lack of a flush before retirement. Their delete operations detach a block, say *blk*, from a location, say *loc*, of the DS and retire it without flushing *loc*. Then the code may incur a use-after-free error in the following execution scenario: (1) *blk* is reclaimed; (2) the system crashes; (3) *loc* was *not* persisted and it still points to *blk*; and (4) the post-crash execution dereferences *blk* which is already reclaimed.

A straightforward fix would insert a flush between the CAS and the retirement, but we observe that such a flush is detrimental to the performance. We mitigate the slowdown by exploiting the following property of EBR: if a memory block is retired in a critical section, then it is never reclaimed in the same critical section. Now instead of flushing *loc*, we enforce the code to *defer* the flush of *loc* and actually perform such flushes in batch at the end of a critical section. (Even if an execution is crashed without persisting *loc*, we can restore *loc*'s new value after the crash by traversing the DS.) Batching is beneficial for two reasons: (1) we can merge multiple flushes; and (2) we can asynchronously finish a critical section so that the flushes are performed not in the critical path. In our evaluation, we observe that the deferred flushes incur no noticeable runtime overhead.

**Allowing Double Retirement** A straightforward application of SMR schemes may incur double-free error in case of a thread crash due to the thread's inability to detect whether a block is retired. Suppose a thread crashes right after retiring a block. Then the post-crash recovery execution would re-retire the same block, because it cannot detect whether the block was already retired, causing typical SMR schemes to free the block twice.

We prevent this error by (1) retaining the critical section of a crashed thread and reviving it for the post-crash recovery execution; and (2) relaxing the retirement condition by allowing double retirements in a single critical section. For the former, we propose a new API for retrieving the critical section by thread id; for the latter, we install a buffer of retired blocks and deduplicate it at the end of a critical section.



Figure 3.5: Multi-threaded throughput of detectable CASes.

## 3.6 Evaluation

We evaluate the detectable recoverability (§3.6.1) and performance (§3.6.2) of our detectable CAS, list, queues and hash table. We implement our framework and DSs in Rust nightly-2022-05-26 [Team 2019] and build them with release mode. We use a machine running Ubuntu 20.04 and Linux 5.4 with dual-socket Intel Xeon Gold 6248R (3.0GHz, 24 cores, 48 threads) and an Intel Optane DCPMM (100 Series, 256GB). We pin all threads to a single socket to keep all DCPMM traffic within the same NUMA node. For brevity, we present only key results here; see §B.3 for the full results.

### 3.6.1 Detectability

We evaluate the detectability of two distinct crash scenarios: thread crashes and system crashes. Thread crashes present a more non-deterministic and challenging aspect to address in comparison to system crashes. Conversely, system crashes provide an opportunity to examine if data is accurately retained in persistent memory, thereby enabling the detection of missing flush bugs in weak persistency memory models [Cho et al. 2021b].

To perform stress test under thread crashes, we randomly crash an arbitrary thread. To crash a specific thread, we use the tgkill system call to send the SIGUSR1 signal to the thread and let its signal handler abort its execution. To the best of our knowledge, this is the first general stress test for thread crashes carried out for detectable, persistent DSs. For the integration test of CAS and each DS, we observe no test failures for 100K runs with thread crashes.

Provoking an actual system crash in a controlled and efficient manner is challenging within conventional systems. Instead, we perform stress test under *simulated* system crashes by running model-checking tools, Yashme [Gorjiara et al. 2022b] and PSan [Gorjiara et al. 2022a], in the "random" mode, which does not enumerate all possible executions and thus possibly fails to detect existing bugs. We use the random mode to avoid state explosion. For the integration test of CAS and each DS, **we observe no test failures for 1K runs with simulated system crashes.** 

#### 3.6.2 Performance

Unless specified otherwise, we measure the throughput for a varying number of threads: 1 to 8 and the multiples of 4 from 12 to 64; we report the average throughput of 5 runs, each for 10 seconds.

**CAS** Fig. 3.5 presents the throughput and memory usage of our *CAS-mmt*; *PMwCAS*: detectable multi-word CAS by Wang et al. [2018]; and *NrlCAS*: detectable CAS by Attiya et al. [2018]. We reimplement *PMwCAS* in



Figure 3.6: Multi-threaded throughput of persistent lists.



Figure 3.7: Multi-threaded throughput of persistent queues.

Rust to use the same allocator as the other CASes; we implement *NrlCAS* in Rust because its source code is not publicly available. Over-subscription over 48 threads is indicated as shaded regions. (1) When multiple threads perform CASes randomly on a varying number of locations (Fig. 3.5a, Fig. 3.5b, Fig. 3.5c), *CAS-mmt* exhibits higher throughput than the others for every thread count, except for *NrlCAS* with low thread counts for 1K locations. (2) When multiple threads perform CASes randomly on 1M locations (Fig. 3.5d), *NrlCAS* indeed consumes  $O(T^2)$ PM locations, where T is the number of threads. (3) *PMwCAS* exhibits lower throughput than reported by Wang et al. [2018], because PM was not generally available at the time of writing and they experimented with DRAM. Also, *PMwCAS* generally exhibits lower throughput than single-word CASes because it supports multi-word CAS.

**List** Fig. 3.6 illustrates the throughput of *List-mmt*; *Capsule*: detectable linked-list by Ben-David et al. [2019]; and *Capsule-Opt*: optimized detectable linked-list and *Tracking*: detectable linked-list by Attiya et al. [2022]. We use the DS implementation and evaluation workloads of Attiya et al. [2022]: from a random initial list, read-intensive workloads perform inserts, deletes and finds for 15%, 15%, and 70% times; and update-intensive workloads perform them for 35%, 35%, and 30% times. (1) For small key ranges, *List-mmt* significantly outperforms the others thanks to fewer flushes to PM of timestamp-based replay (Fig. 3.6a, Fig. 3.6c); and (2) for large key ranges, all lists are saturated at almost the same performance because search dominates the cost (Fig. 3.6b, Fig. 3.6d).

**Queue** We compare the throughput of our queues; *DurableQ*: undetectable durable MSQ by Friedman et al. [2018]; *LogQ*: detectable MSQ by Friedman et al. [2018]; *DssQ*: detectable MSQ by Li and Golab [2021]; *PBcombQ*: detectable combining queue by Fatourou et al. [2022]; *ClobberQ*: transaction-based queue in Clobber-NVM [Xu et al. 2021]; *PMDKQ*: transaction-based queue in PMDK [Intel 2024d]; and *CorundumQ*: transaction-based queue in Corundum [Hoseinzadeh and Swanson 2021]. We reimplement *DurableQ* and *LogQ* in Rust for a use-after-free bug (§3.5.1); reimplement *PBcombQ* in Rust because it does not implement detectable recovery and uses a custom



Figure 3.8: Multi-threaded throughput of hash tables for uniform distributions.

allocator; and implement DssQ in Rust because its source code is not publicly available.

Fig. 3.7 shows the throughput of queues for four workloads: *enqueue-dequeue*: each operation enqueues an item and then immediately dequeues an item; *enqueue-X*% (with X=20, 50 or 80): each operation enqueues (or dequeues) an item for the probability of X%. We initialize the queues with 10M items to prevent excessive empty dequeues. (1) Transaction-based queues are noticeably slower than MSQs and combining queues. (2) Combining queues significantly outperform MSQs at high thread counts, in line with observations by Fatourou et al. [2022]. Thus, we cut the graphs to focus on MSQs rather than combining queues. (3) Although not shown in the graphs, it's worth noting that *CombQ-mmt* incurs a slight overhead over *PBcombQ*, especially for dequeue operations, because the latter saves a flush by assuming that a thread does not invoke an operation multiple times (see above). (4) *MSQ-mmt-O2* outperforms hand-tuned persistent MSQs with and without detectability thanks to fewer flushes to PM of timestamp-based deterministic replay (§3.2.2, see also §3.7). In addition, *DurableQ*'s dequeue incurs PM block allocation to store the return value. (5) *MSQ-mmt-O1* performs comparably with hand-tuned MSQs for dequeue-heavy workloads but not for enqueue-heavy workloads, because without an invariant-based optimization, its enqueue performs two plain CASes. (6) *MSQ-mmt-O0* is outperformed by hand-tuned MSQs due to its CAS-based dequeue flushing the head pointer and invalidating its cache line for every thread.

**Hash Table** We compare the throughput of *Clevel-mmt* with the original, undetectable *Clevel* [Chen et al. 2020] using the PiBench benchmark [Lersch et al. 2019] specifically designed for PM hash tables. We employ the *Clevel* implementation and evaluation workloads from a PM hash table evaluation paper [Hu et al. 2021], which consists of seven workloads (insert, positive and negative search, delete, and write-heavy, balanced, and read-heavy) and two key distributions: uniform and skewed (80% of accesses target 20% of keys); see §B.3 for full details.

Fig. 3.8 illustrates multi-threaded throughput of hash tables under uniform key distributions. The results for the skewed distribution are similar. (1) *Clevel-mmt* exhibits a slight overhead over *Clevel* for positive search queries because *Clevel-mmt*'s load operations checks if the location value is locked and it should help concurrent pcas (§3.4.3). (2) *Clevel-mmt* exhibits a noticeable overhead over *Clevel* for delete queries because *Clevel-mmt*'s delete operations perform two plain CASes for detectability. (3) *Clevel-mmt* outperforms *Clevel* for insert queries, and *Clevel* does not scale well over 24 threads. The main reason for this is that the PMDK allocator used by *Clevel* does not perform well for allocation and thread counts above the core count. While the comparison is not apple-to-apple, we can at least deduce that *Clevel-mmt*'s detectability introduces only modest overhead for most combinations of thread counts, workloads, and key distributions.

## 3.7 Related and Future Work

Detectable Lock-Free DSs in PM Attiya et al. [2022] propose transforming lock-free DRAM-based DSs into

PM-based ones by persistently tracking an operation's progress and necessary completion information in its operation descriptor in PM. They assume each DS operation on the DS can be split into load-only gather and CAS-only update phases. However, this efficient approach is limited to specific operations that can be split in this manner and cannot handle complex operations with interleaved loads, CASes, or control constructs such as conditional branches and loops. Additionally, their approach performs a PM flush to reset an operation descriptor before reuse, while MEMENTO directly overwrites mementos without resetting, utilizing timestamps.

Ben-David et al. [2019] checkpoint program points and local variables to record an operation's progress and result. However, their approach has two limitations. First, it makes unrealistic system assumptions to recover the execution context from the checkpointed values correctly, such as the persistence of the OS page table and maintaining the same virtual address space upon recovery. These assumptions are not satisfied by Linux, which is typically used for PM deployments. Moreover, their method requires the number of each stack frame's persisted local variables to be less than a machine word's bitwidth to atomically update the validity of the local variables, limiting its applicability to complex operations in file systems and DBMS. Second, their approach must checkpoint program points around CASes and after branches, causing noticeable performance overhead, especially in write-heavy workloads, as shown in §3.6.

Friedman et al. [2018] and Li and Golab [2021] present detectable MSQs in PM, but both have a bug on reclamation (§3.5.1) and perform slower than our MSQ due to an additional flush (§3.6).

Rusanovsky et al. [2021] and Fatourou et al. [2022] present hand-tuned persistent combining DSs based on a general combiner. However, their DSs only support a single invocation for each operation (§3.5): their DSs use a *fixed* per-thread PM storage to track the progress of a thread's operation, and in our experience of implementing *CombQ-mmt*, storing the results of multiple invocations requires a sizeable restructuring of the algorithms. Furthermore, their methods require additional DS logic, requiring deep understanding: e.g. the combining queue of Fatourou et al. [2022] has extra synchronization that prevents dequeuing of elements that are enqueued but not yet persisted. By contrast, our type system applies to general programs with control constructs (Fig. 3.2) and automatically guarantees the detectability of well-typed programs (Theorem 3.3.1).

**Undetectable Lock-Free DSs in PM** Friedman et al. [2018] present an undetectable lock-free MSQ in PM. Our detectable MSQ outperforms theirs because their dequeue operation allocates a PM block to store the return value (§3.6). Various hash tables [Nam et al. 2019; Zuo et al. 2018; Chen et al. 2020; Zuriel et al. 2019; Lu et al. 2020; Lee et al. 2019] and trees [Arulraj et al. 2018; Kim et al. 2021b] in PM have been proposed in the literature. In this dissertation, we convert the Clevel [Chen et al. 2020] hash table to a detectable one as a case study because it is lock-free. Converting the others to detectable DSs is an interesting direction for future work.

**Transformation of DSs from DRAM to PM** Izraelevitz et al. [2016b] present a universal construction of lock-free DSs in PM, but the constructed DSs are generally slow [Friedman et al. 2020, 2021]. Lee et al. [2019] propose a *RECIPE* to convert indexes from DRAM to PM and Kim et al. [2021b] propose the *Packed Asynchronous Concurrency* guideline to construct high-performance persistent DSs in PM, but their approaches are abstract, high-level, and not immediately applicable to DSs in general. By contrast, our rules of composition provide a more concrete guideline at the code level.

NVTraverse [Friedman et al. 2020] is a systematic transformation of persistent DSs, exploiting an observation that most operations comprise two phases: read-only traversal (which does not require flushes) and critical modification. Mirror [Friedman et al. 2021] is a more general and efficient transformation that replicates DSs in PM and DRAM, significantly improving read performance. FliT [Wei et al. 2022] is a persistent DS library based on a transformation utilizing dirty cache line tracking. However, none of these works support the transformation

of detectable DSs.

**Detectability** Friedman et al. [2018]; Li and Golab [2021]; Attiya et al. [2018, 2022] define detectability as *thread*'s ability to detect the DS operation's progress of a pre-crash execution and resume thereafter. We formalize this property as a deterministic replay of thread executions (Theorem 3.3.2) and instead define detectability as failure transparency of *machine*'s behaviours under crashes, and generally prove the detectability of well-typed programs (Theorem 3.3.1).

**PM Platforms** MEMENTO applies not only to Intel Optane persistent memory [Intel 2024b] (with and without eADR [Intel 2021]) but also to other PM platforms, such as Samsung's CMM-H [Samsung 2024], because they all provide the following features that MEMENTO relies on: direct access via mmap and fine-grained data transfer. Intel's PMDK [Intel 2024d] maps persistent memory to virtual memory via mmap to support direct memory access [Intel 2023], while Samsung's SMDK supports the CXL.mem interface [Samsung 2022] that serves the same purpose. Furthermore, both Intel Optane persistent memory and Samsung CMM-H's CXL.mem interface transfer data at the cache line granularity [Blankenship 2020].

**Future Work** (1) We will design larger objects (e.g. file systems and storage engines) in MEMENTO (see §4.2.1). (2) In doing so, we will adapt existing hand-tuned detectable concurrent DSs and persistent transactional memory (PTM) systems [Memaripour et al. 2017; Krishnan et al. 2020] to MEMENTO to compose them into larger objects. (3) We will formalize our type system and verify the detectability of well-typed programs in logics for PM [Raad et al. 2020; Vindum and Birkedal 2023]. (4) We will reason about the invariant-based optimizations to verify *MSQ-mmt-O2* by composing the type-based automatic verification of *MSQ-mmt-O1* and manual verification of the invariant-based optimization.

## Chapter 4. Conclusion

### 4.1 Summary

As shown in Fig. 4.1, this dissertation presents principles of byte-addressable persistency, particularly in the context of PM. It focuses on two primary contributions: the development of hardware semantic models (§2) and a general programming model for detectably recoverable concurrent data structures (§3).

**Hardware Semantic Models** To provide a formal foundation for addressing the complexities of relaxed persistency, we introduced hardware semantic models,  $Px86_{view}$  (§2.3) and  $PArmv8_{view}$  (§2.6.2), for the Intel-x86 and Armv8 architectures, respectively.  $Px86_{view}$  and  $PArmv8_{view}$  were developed using view-based semantics, providing a unified operational style for describing persistency. Additionally, we developed axiomatic models,  $Px86_{axiom}$  (§2.4.4) and  $PArmv8_{axiom}$  (§2.6.3), and in doing so, identified and fixed bugs in the existing models. For Px86 [Raad et al. 2019b], we ensured that flush instructions behave synchronously, preventing potential post-crash inconsistencies when external operations are involved (§2.2.1). For PArmv8 [Raad et al. 2019a], we addressed the non-MCA behavior by enforcing an order between a flush and a subsequent write on the same location (§2.2.2). We formally proved the equivalence between the view-based and fixed axiomatic models for both architectures (§2.5 and §2.6.4), ensuring the soundness of our models. Furthermore, we developed a stateless model checker for persistency by adapting  $PArmv8_{view}$  to RMEM [Armstrong et al. 2019] and used it to verify several representative examples (§2.7), demonstrating the practical applicability of our models.

A General Programming Model To ensure crash-consistent and efficient programming in PM, we introduced a general programming model for detectably recoverable concurrent data structures, MEMENTO. MEMENTO supports primitive operations like detectable checkpoint (§3.4.2) and CAS (§3.4.3), integrated with standard control constructs such as sequential composition, conditionals, and loops (§3.2). MEMENTO is underpinned by a core language and type system specifically tailored for PM, and we verified the soundness of MEMENTO's type system, demonstrating that well-typed programs are detectably recoverable (§3.3). Furthermore, we utilized MEMENTO to transform volatile concurrent data structures into their detectable counterparts suitable for PM (§3.5), which include a lock-free linked-list, Treiber stack, Michael-Scott queue, combining queue, and Clevel hash table. Our evaluations demonstrated that MEMENTO's primitive operations and data structures based on MEMENTO can recover effectively from random thread and system crashes (§3.6.1), performing comparably to existing hand-tuned persistent data structures (§3.6.2). These results highlight the robustness and efficiency of our general programming model, providing a solid foundation for future development in PM systems.

### 4.2 Future Work

We believe that our contributions will serve as a stepping stone for future research in PM systems, providing a formal foundation for byte-addressable persistency. As shown in Fig. 4.1, we propose specific tasks for the future works based on this dissertation: the development of a lock-free file system as a large-scale application of MEMENTO ( $\S$ 4.2.1), and the formal verification of primitive operations presented in MEMENTO ( $\S$ 4.2.2).



Figure 4.1: Our contributions (in black) and future work (in gray).

### 4.2.1 A Lock-Free File System as a High-Level Application

Our first future work is to develop the *first* lock-free file system on top of PM as a high-level application. This will serve as a proof of concept, showcasing the potential performance gains and crash safety that lock-free concurrency can offer in PM-based storage systems. Although several file systems in PM have already been presented [Xu and Swanson 2016; Kwon et al. 2017; Chen et al. 2021], to the best of our knowledge, none of them exploit the potential of lock-free concurrency. By developing a lock-free file system, we can demonstrate the potential performance of lock-free storage systems, which has not yet been fully realized.

MEMENTO can be used to develop a lock-free file system, since it is expressive enough to support high-level applications by supporting control constructs for general programming, as well as the detectable CAS primitive operation for lock-free programming in PM. In addition to MEMENTO's expressiveness, we can develop a PM-based crash-safe application in a correct-by-construction way, thanks to its verified type system.

To achieve this, we set the following tasks: (1) we design the high-level of file system based on MEMENTO; and (2) devise a more robust safe memory reclamation strategy which is a key component of lock-free programs [Michael 2004] for the file system. By evaluating the performance of the file system in comparison with existing PM-based file systems, We expect this work will not only further showcase the versatility and effectiveness of the MEMENTO framework in the context of high-level applications, but also impact the design of future PM-based lock-free storage systems.

#### 4.2.2 Formal Verification of **Мементо** Primitive Operations

To complete end-to-end verification from PM to high-level applications, we formlly define hardware semantic models (§2), then validate the soundness of type system for lock-free programs in PM (§3), and finally, thanks to MEMENTO, build a high-level application in a correct-by-construction way (§4.2.1). Our second future work is to enhance the verification process of MEMENTO for greater reliability.

Although we have demonstrated the soundness of MEMENTO's type system, there remain challenges in enhancing the verification process for greater reliability. For example, the primitive operations of MEMENTO, chkpt and pcas, have not yet been verified for correctness. For high-level verification of the type system, the

original proof assumes that the implementations of primitive operations refine the corresponding specifications. To make the proof more reliable, this assumption should be replaced with a formal proof, particularly when reasoning about shared memory operations based on underlying weak concurrency and persistency.

To address the issue, we plan to design a program logic for verifying the correctness of primitive operations, based on our formal semantic model,  $Px86_{view}$ . To this end, we set the following tasks: (1) extend the Iris framework [Iris 2024], a higher-order concurrent separation logic framework, to incorporate weak persistency; and building upon this foundation, (2) prove that the primitive operations refine the corresponding semantics described in §B.4. For all the proofs included in this verification, we intend to mechanize the entire proof using the Coq [Coq 2024] proof assistant.

Appendices

## Chapter A. Appendices of §2

## A.1 Full Model of Px86<sub>view</sub>

#### A.1.1 Language

Fig. A.1 presents the language for Intel-x86 concurrency and persistency. The language is explained in §2.3.1.

#### A.1.2 States and Transitions

Fig. A.2 presents the states of Px86<sub>view</sub> and x86<sub>view</sub>.

Fig. A.3 presents the transitions of  $Px86_{view}$  and  $x86_{view}$ . We get this figure by putting Fig. 2.4, Fig. 2.5, and Fig. 2.6 in one figure and simplifying redundant rules.

## A.2 Full Model of PArmv8<sub>view</sub>

#### A.2.1 Language

Fig. A.4 presents the language for Armv8 concurrency and persistency. It is similar to that for Intel-x86 (Fig. A.1), the differences being:

- Loads and stores are annotated with access ordering ("rk" or "wk", resp.) and exclusivity ("xcl").
- Fences are more diverse: isb orders loads and succeeding dependent accesses; dmb. *f* orders accesses according to the ordering constraint *f*; and dsb. *f* additionally waits for the pending flush instructions to finish.
- Armv8 has only asynchronous flush flushopt (dc.cvap).

#### A.2.2 States and Transitions for Armv8<sub>view</sub> [Pulte et al. 2019]

We review  $Armv8_{view}$  due to [Pulte et al. 2019]: a view-based model for Armv8 concurrency. We first explain the key differences from  $x86_{view}$  including the semantics of the above-mentioned features; we refer to [Pulte et al. 2019] for the full detail. In doing so we gradually introduce the components of a thread state presented in Fig. A.5. Then we present the full model.

**Relaxed Access Ordering** Unlike Intel-x86, Armv8 does not order accesses unless specified otherwise. To capture the relaxedness, we introduce the following view components to thread states: (1)  $v_{rOld}$  that represents the maximum timestamp previously read by the thread; (2)  $v_{wOld}$  that represents the maximum timestamp previously written by the thread; (3)  $v_{rNew}$  that forbids the thread's future reads from accessing messages overwritten by itself; and (4)  $v_{wNew}$  that forbids the thread's future writes from writing messages earlier than itself. Recall that  $v_{rNew}$  in x86<sub>view</sub> also represents the maximum timestamp previously read by the thread; its role is split to  $v_{rOld}$  and  $v_{rNew}$  in Armv8<sub>view</sub>. Thus, e.g. a read does not automatically constrain the succeeding reads.

There are two ways to order the accesses: fence and access ordering. Fence joins the "old" views ( $v_{rOld}$  and  $v_{wOld}$ ) to the "new" views ( $v_{rNew}$  and  $v_{wNew}$ ), thereby forcing the messages read or written by the thread in the past, to be earlier than those read or written in the future. Specifically, dmb.ld joins  $v_{rOld}$  to each of  $v_{rNew}$  and  $v_{wNew}$ ; dmb.st,  $v_{wOld}$  to  $v_{wNew}$ ; and dmb.st,  $v_{rOld} \sqcup v_{wOld}$  to each of  $v_{rNew}$  and  $v_{wNew}$ .

program	$p ::= s_1 \parallel \ldots \parallel s_n$
statement	$s \in \operatorname{Stmt}$ ::= skip
control	$  s_1; s_2  $ if $e$ then $s_1$ else $s_2  $ while $(e) s$
assign	$\mid r := e$
load	$\mid r \coloneqq pload(e)$
store	$\mid$ store $[e_1]$ $e_2$
update	$\mid r \coloneqq rmw \ rop \ [e]$
fence	$ $ fence $_f$
flush	$\mid$ flush $e \mid$ flushopt $e$
rmw op.	$rop \in \operatorname{Rmw}$ ::= fetch-op $op \ e \mid cas \ e_1 \ e_2$
fence	$f \in \mathrm{F}$ ::= sfence $\mid$ mfence
pure expr.	$e \in \text{Expr} ::= v \mid r \mid (e_1 \ op \ e_2)$
arith op.	$op \in \mathcal{O} ::= +  -  \dots$
value	$v \in \operatorname{Val} = \mathbb{Z}$
register	$r \in \mathrm{VReg} = \mathbb{N}$
location	$l \in PLoc = Val$

Figure A.1: Intel-x86 concurrency and persistency language.

$$\begin{array}{l} \langle \vec{T}, M \rangle \in \operatorname{Machine} \stackrel{\simeq}{=} (\operatorname{TId} \to \operatorname{Thread}) \times \operatorname{Memory} \\ tid \in \operatorname{TId} \stackrel{\simeq}{=} \mathbb{N} \qquad T \in \operatorname{Thread} \stackrel{\simeq}{=} \operatorname{Stmt} \times \operatorname{TState} \\ M \in \operatorname{Memory} \stackrel{\simeq}{=} \operatorname{list} \operatorname{Msg} \qquad w \in \operatorname{Msg} \stackrel{\simeq}{=} \langle \operatorname{loc}: \operatorname{PLoc}; \operatorname{val}: \operatorname{Val}; \operatorname{tid}: \operatorname{TId} \rangle \\ \langle l := v \rangle_{tid} \stackrel{\simeq}{=} \langle \operatorname{loc} = l; \operatorname{val} = v; \operatorname{tid} = tid \rangle \qquad t \in \operatorname{Time} \stackrel{\simeq}{=} \mathbb{N} \qquad v \in \mathbb{V} \stackrel{\simeq}{=} \operatorname{Time} \\ ts \in \operatorname{TState} \stackrel{\simeq}{=} \left\langle \begin{array}{c} \sigma : \operatorname{VReg} \to \operatorname{Val}; \\ \operatorname{coh}: \operatorname{PLoc} \to \mathbb{V}; \quad \operatorname{v_{rNew}}: \mathbb{V}; \\ \operatorname{V_{pReady}}: \mathbb{V}; \quad \operatorname{V_{pAsync}}, \operatorname{V_{pCommit}}: \operatorname{PLoc} \to \mathbb{V}; \end{array} \right\rangle$$

Figure A.2: States of Px86<sub>view</sub> (and that of x86<sub>view</sub> if the highlighted area is removed).

Access ordering works similarly by joining new views. When a load is marked as wacq or acq it is ordered with succeeding accesses, and when a store is marked as wrel and rel it is ordered with preceding accesses. Also, a rel store and a succeeding acq are also ordered. For this purpose,  $Armv8_{view}$  introduces the  $v_{Rel}$  view that represents the maximum timestamp of previous rel stores.

**Exclusive Instruction instead of RMW** Armv8 supports exclusive *load-link* and *store-conditional* [Jensen et al. 1987] that guarantee, when successful, there are no intervening stores between the load and the store. The return value of an exclusive store (" $r_{succ}$ ") indicates if the instruction is successful. Exclusive instructions are more primitive than RMWs in that an RMW can be implemented on top of them.<sup>1</sup>

The semantics of exclusive loads and stores are similar to that for RMWs except that the information on the "linked" load is stored in a thread state's *exclusivity bank* (*ts*.xclb). Also, Armv8 forbids forwarding of exclusive

<sup>&</sup>lt;sup>1</sup>While Armv8.1 also supports RMW instructions, they are currently missing in Armv8<sub>view</sub> [Pulte et al. 2019]. We do not generalize Armv8<sub>view</sub> to support RMW instructions because it is orthogonal to our purpose.

$$c ? v_1 : v_2 \stackrel{\triangle}{=} \text{if } c \text{ then } v_1 \text{ else } v_2 \qquad c ? v \stackrel{\triangle}{=} c ? v : 0 \qquad v_1 \sqcup v_2 \stackrel{\triangle}{=} \max(v_1, v_2)$$

(INIT)





 $\forall l. \; \exists t. \; M[t] = \langle l \; \coloneqq \; SM[l] \rangle \; \land \; \forall (\_, ts) \in \vec{T}. \; ts. \mathsf{v}_{\mathsf{pCommit}}[l] \sqsubseteq_{M,l} \; t$  $\langle \vec{T}, M \rangle \rightarrow_{\mathsf{crash}} SM$ 

... (based on the language for Intel-x86 in Fig. A.1)

statement	$s \in Stmt ::= \cdots$
load	$\mid r \coloneqq load_{xcl,rk} \left[ e  ight]$
store	$\mid r_{ ext{succ}} \coloneqq store_{xcl,wk} \left[ e_1  ight] e_2$
fence	$\mid$ isb $\mid$ dmb. $f \mid$ dsb. $f$
flush	$\mid$ flushopt $e$
order	$f \in \mathrm{F}$ ::= ld   st   sy

$xcl \in \mathbb{B}$ ::= false $\mid$ true	exclusivity
$\mathit{rk} \in \mathrm{RK}  ::=  pln \mid wacq \mid acq$	read kind
$wk \in WK ::= pln \mid wrel \mid rel$	write kind

Figure A.4: Armv8 concurrency and persistency language.

... (based on the states for Intel-x86 in Fig. A.2)

 $ts \in \text{TState} \stackrel{\triangle}{=} \begin{cases} \sigma : \text{VReg} \rightarrow \text{Val} \times \mathbb{V}; \quad \text{prom} : \text{set Time};\\ \text{coh} : \text{PLoc} \rightarrow \mathbb{V};\\ \mathsf{v}_{\text{rOld}}, \mathsf{v}_{\text{wOld}}, \mathsf{v}_{\text{rNew}}, \mathsf{v}_{\text{wNew}}, \mathsf{v}_{\text{CAP}} : \mathbb{V};\\ \text{fwdb} : \text{PLoc} \rightarrow \langle \text{time} : \text{Time}; \text{view} : \mathbb{V}; \text{mem} : \mathbb{B} \rangle;\\ \text{xclb} : \text{option} \langle \text{time} : \text{Time}; \text{view} : \mathbb{V} \rangle\\ \mathsf{v}_{\text{pReady}} : \mathbb{V}; \quad \mathsf{v}_{\text{pAsync}}, \mathsf{v}_{\text{pCommit}} : \text{PLoc} \rightarrow \mathbb{V}; \end{cases}$ 

Figure A.5: States of PArmv8<sub>view</sub> (and that of Armv8<sub>view</sub> [Pulte et al. 2019] if the highlighted area is removed).

stores to wacq loads. To model this, we introduce forward bank (ts.fwdb) that describes forwardable stores.

**Dependency** Unlike Intel-x86, Armv8 tracks control, address, and data dependency to order a load and succeeding dependent instructions. To this end, a thread state  $(ts.\sigma)$  not only contains a value for each register but also a view that represents the dependency carried by the register. When a register is used as branch condition or address, its view is joined to the thread's *control-address-program-order* view  $(ts.v_{CAP})$  that constrains future stores. It is also joined to  $v_{rNew}$  when an isb fence is executed, thus starting to constrain future loads as well.

**Full Model** Fig. A.6 and Fig. A.7 present the transitions of Armv8<sub>view</sub>.

#### A.2.3 States and Transitions for PArmv8<sub>view</sub>

Fig. A.6 and Fig. A.7 also present the transitions of  $PArmv8_{view}$ . The differences between  $PArmv8_{view}$  and  $Armv8_{view}$ , which are highlighted in the figures, are largely the same with those between  $Px86_{view}$  and  $x86_{view}$ .

# A.3 Proof of the Optionality of (PF-MIN) in Px86<sub>axiom</sub> and PArmv8<sub>axiom</sub>

We prove that the **(PF-MIN)** axiom is optional in Px86<sub>axiom</sub>. More specifically, a behavior is allowed under Px86<sub>axiom</sub> with **(PF-MIN)** iff it is allowed under Px86<sub>axiom</sub> without **(PF-MIN)**.

**PROOF OF** THEOREM 2.4.2.  $(\Rightarrow)$  Obvious from the fact that the axioms are weakened.

 $(\Leftarrow)$  Suppose a behavior satisfies the old axioms.

$$v @v \stackrel{\triangle}{=} \langle v, v \rangle : \text{Val} \times \mathbb{V}$$

(INIT)

$p = s_1 \mid\mid \ldots \mid\mid s_n$					
$\operatorname{init}(p, \langle \lambda tid. \langle s_{tid}, \begin{pmatrix} \sigma \\ fv \\ v_{f} \end{pmatrix}$	$\lambda_{2}. 0@0;$ wdb $\lambda_{2}. \langle tir_{pReady} = @0;$	$coh = \lambda_{-}. @0;$ ne = @0; view = $v_{pAsync}, v_{pCommit} =$	$v_{rOld}, v_{wOld}, v_{rNd}$ $@0; mem = fall = \lambda @0;$	$ew, V_{WNew}, V_{CAP}, V_{Rel}$ Lse $ angle;  xclb = non$	$= @0; \\ e \\ \rangle, []\rangle)$
$\frac{\textbf{(machine)}}{\vec{T}[tid], M \rightarrow_{ti}}$ $\frac{\vec{T}[tid], M \rightarrow_{ti}}{\langle \vec{T}, M \rangle}$	$\langle d \ T', M' \rangle \rightarrow \langle \vec{T}[tid \mapsto$	$\langle T', M' \rangle$ certified $\Rightarrow T'], M' \rangle$	$\langle T, M \rangle$	$ \begin{array}{l} & \Lambda \rangle \operatorname{certified} \stackrel{\Delta}{=} \exists T', \\ & \langle T, M \rangle \stackrel{\operatorname{seq}}{\longrightarrow} _{tid}^{*} \langle T', M \\ & T'. prom = \{\} \end{array} $	M'. $arLet  angle \wedge$
(SEQ-EXEC)		(seq-write)			
$T, M \to_{tid} T'$		$\langle T, M \rangle \xrightarrow{tid}$	$t \langle T', M' \rangle$	$T', M' \xrightarrow{tid}_a t$	T''
$\overline{\langle T, M \rangle \overset{\text{seq}}{\longrightarrow}_{tid} \langle T', M \rangle}$		$\langle T, M \rangle \xrightarrow{\text{seq}}_{tid} \langle T^{\prime\prime}, M^{\prime} \rangle$			
(promise)					
(EXECUTE)		$w.tid = tid  t =  M  + 1  M' = M +\!\!\!\!+ [w]$			
$T, M \rightarrow_{tid} T'$		$ts' = ts[prom \mapsto ts.prom \cup \{t\}]$			
$\overline{\langle T, M \rangle \to_{tid} \langle T', M \rangle}$		$\langle (s, \cdot) \rangle$	$ts), M \rangle \xrightarrow{tid}_a$	$t \langle (s, ts'), M' \rangle$	_
(CRA ∀ <i>l</i> . ∃	sh) $dt. M[t] = \langle l :$	$\begin{array}{l} \forall (\_, ts) \in \vec{T}. \ ts. \mathfrak{g} \\ \coloneqq SM[l] \rangle \ \land \ \forall (\_ \\ \hline \langle \vec{T}, M \rangle \rightarrow_{cra} \end{array}$	$prom = \{\}$ $(t, ts) \in \vec{T}.\ ts.v_{p}(s)$	$\mathbb{C}_{Ommit}[l] \sqsubseteq_{M,l} t$	

Figure A.6: Machine and thread steps of  $PArmv8_{view}$  (and those of  $Armv8_{view}$  [Pulte et al. 2019] if the highlighted area is removed).

We may assume:

$$\begin{split} \mathrm{ob}_{w,f} &= & \mathrm{obs} \cup \mathrm{dob} \cup \mathrm{bob} \cup \mathrm{fob} \cup (\mathrm{pf} \setminus \{(w,f)\}) \cup \mathrm{fp} \\ \\ \forall (w,f) \in \mathrm{pf}, (w,f) \in \mathrm{ob}_{w,f}^+ \end{split} \tag{PF-MIN_0}$$

Suppose otherwise, and let  $(w, f) \in pf \setminus ob_{w,f}^+$ . Let w' be the store event just before w w.r.t. co, and  $pf' = pf \cup \{(w', f)\} \setminus \{(w, f)\}$ . Then pf' also satisfies the old axioms. In particular, if there is a cycle of  $ob' = ob_{w,f} \cup \{(w', f), (f, w)\} \subseteq ob \cup \{(f, w)\}$ , then it should contain the edge (f, w) and thus  $(w, f) \in (ob_{w,f} \cup \{(w', f)\})^+$ . If such a trace contains (w', f), then we have  $(w, w') \in ob_{w,f}^+$ , contradicting the assumption. Now by repeatedly moving pf "backwards" w.r.t. co, we get a behavior that satisfies (PF-MIN\_0).

Let  $ob_0 = obs \cup dob \cup bob \cup fob \cup fp$  and we prove  $pf \subseteq ob_0^+$ . Suppose otherwise. We linearize events w.r.t. ob, and to each event *e*, give the linearization index L(e), and let  $(w, f) \in pf \setminus ob_0^+$  be such a pair of events with the minimum number of L(f) - L(w). Since  $(w, f) \in ob_{w,f}^+$ , such a trace contains an edge in  $pf \setminus \{(w, f)\}$ . By the minimality of L(f) - L(w), such an edge is also contained in  $ob_0^+$  and thus  $(w, f) \in ob_0^+$ , contradicting the assumption.

The same proof applies also to PArmv8<sub>axiom</sub>.

 $\llbracket (-)_1 \rrbracket_{(-)_2} : Expr \to (\operatorname{VReg} \to \operatorname{Val} \times \mathbb{V}) \to \operatorname{Val} \times \mathbb{V}$ 

 $\llbracket v \rrbracket_m \stackrel{\triangle}{=} v @ 0 \qquad \llbracket r \rrbracket_m \stackrel{\triangle}{=} m(r) \qquad \llbracket e_1 \text{ op } e_2 \rrbracket_m \stackrel{\triangle}{=} (v_1 \llbracket \mathsf{op} \rrbracket v_2) @ (v_1 \sqcup v_2) \text{ with } \llbracket e_1 \rrbracket_m = v_1 @ v_1, \llbracket e_2 \rrbracket_m = v_2 @ v_2 \blacksquare v_2$ 

 $\operatorname{read}(M, l, t)$ : option Val  $\stackrel{\triangle}{=}$  if t = 0 then  $v_{\text{init}}$  else if M[t].loc = l then M[t].val else none

read-view $(rk, f, t) \stackrel{\triangle}{=}$ if  $(f.time = t \land (f.mem \Rightarrow rk \sqsubseteq pln))$  then f.view else t

 $\operatorname{atomic}(M, l, tid, t_{\mathrm{r}}, t_{\mathrm{w}}) \stackrel{\triangle}{=} M(t_{\mathrm{r}}).\mathsf{loc} = l \implies \forall t'. \ (t_{\mathrm{r}} < t' < t_{\mathrm{w}} \land M[t'].\mathsf{loc} = l) \implies M[t'].\mathsf{tid} = tid$ 

#### (EXCLUSIVE-FAILURE)

#### (FULFIL)

 $ts' = ts[\sigma[r] \mapsto v, \mathsf{xclb} \mapsto none]$ xcl = true $\llbracket e_1 \rrbracket_{ts.\sigma} = l@v_{addr}$  $[e_2]_{ts.\sigma} = v@v_{data}$  $(r_{\text{succ}} := \text{store}_{xcl,wk}[e_1]e_2, ts), M \rightarrow_{tid} (\text{skip}, ts')$  $xcl \implies ts.xclb \neq none \land atomic(M,l,tid,ts.xclb.time,t)$ (LOAD)  $t \in ts.prom$   $M[t] = \langle l \coloneqq v \rangle_{tid}$  $l@v_{addr} = \llbracket e \rrbracket_{ts.\sigma}$  $v_{\text{pre}} = v_{\text{addr}} \sqcup v_{\text{data}} \sqcup ts. \mathsf{v}_{\mathsf{wNew}} \sqcup ts. \mathsf{v}_{\mathsf{CAP}} \sqcup$ read(M, l, t) = v $(wk \supseteq wrel ? (ts.v_{rOld} \sqcup ts.v_{wOld}))$  $(v_{\text{pre}} \sqcup ts. \mathsf{coh}(l)) < t$  $v_{\text{pre}} = v_{\text{addr}} \sqcup ts.v_{\text{rNew}} \sqcup (rk \sqsupseteq \text{acq} ? ts.v_{\text{Rel}})$  $\forall t'. \ t < t' \leq (v_{\text{pre}} \sqcup ts. \mathsf{coh}(l)) \implies M[t'].\mathsf{loc} \neq l$  $v_{\text{post}} = t$   $v_{\text{succ}} = \bot$  $v_{\text{post}} = v_{\text{pre}} \sqcup \text{read-view}(rk, ts.\mathsf{fwdb}(l), t)$  $[\mathsf{prom} \mapsto ts.\mathsf{prom} \setminus \{t\},\$  $\int \sigma(r) \mapsto v @v_{\text{post}},$  $\sigma(r_{\text{succ}}) \mapsto xcl ? \mathbf{v}_{\text{succ}} @v_{\text{succ}} : ts.\sigma(r_{\text{succ}}),$  $\operatorname{coh}(l) \mapsto \sqcup v_{\operatorname{post}},$  $\operatorname{coh}(l) \mapsto_{\sqcup} v_{\operatorname{post}},$  $ts' = ts \mid v_{wOld} \mapsto_{\sqcup} v_{post},$  $v_{rOld} \mapsto \cup v_{post},$  $ts' = ts \mid v_{rNew} \mapsto \sqcup rk \sqsupseteq wacq ? v_{post},$  $\mathsf{v}_{\mathsf{CAP}} \mapsto_{\sqcup} v_{\mathrm{addr}},$  $\mathsf{v}_{\mathsf{wNew}} \mapsto_{\sqcup} rk \supseteq \mathsf{wacq} ? v_{\mathsf{post}},$  $\mathsf{v}_{\mathsf{Rel}} \mapsto_{\sqcup} wk \sqsupseteq \mathsf{rel} ? v_{\mathrm{post}},$  $\mathsf{fwdb}(l) \mapsto \langle \mathsf{time} \,{=}\, t; \mathsf{view} \,{=}\, v_{\mathrm{addr}} \,{\sqcup}\, v_{\mathrm{data}}; \mathsf{mem} \,{=}\, xcl \rangle$  $\mathsf{v}_{\mathsf{CAP}} \mapsto_{\sqcup} v_{\mathrm{addr}},$  $\mathsf{xclb} \mapsto xcl ? \langle \mathsf{time} = t; \mathsf{view} = v_{\mathsf{post}} \rangle : ts.\mathsf{xclb}$  $xclb \mapsto xcl ? none : ts.xclb$  $(r := load_{xcl,rk} [e], ts), M \rightarrow_{tid} (skip, ts')$  $(r_{\text{succ}} := \operatorname{store}_{xcl,wk} [e_1] e_2, ts), M \xrightarrow{tid}_a t (\operatorname{skip}, ts')$ (DMB)  $\mathbf{\bar{v}_{rNew}} \mapsto_{\sqcup} (f = \mathsf{sy} \lor f = \mathsf{ld} ? \mathit{ts.v_{rOld}}) \sqcup (f = \mathsf{sy} ? \mathit{ts.v_{wOld}}),$  $ts' = ts \mid \mathsf{v}_{\mathsf{wNew}} \mapsto_{\sqcup} (f = \mathsf{sy} \lor f = \mathsf{ld} ? ts.\mathsf{v}_{\mathsf{rOld}}) \sqcup (f = \mathsf{sy} \lor f = \mathsf{st} ? ts.\mathsf{v}_{\mathsf{wOld}}),$  $\mathsf{v}_{\mathsf{pReady}} \mapsto_{\sqcup} f = \mathsf{sy} ? (ts.\mathsf{v}_{\mathsf{rOld}} \sqcup ts.\mathsf{v}_{\mathsf{wOld}})$  $(\mathtt{dmb}, f, ts), M \rightarrow_{tid} (\mathtt{skip}, ts')$ (DSB)  $v_{\mathsf{rNew}} \mapsto_{\sqcup} (f = \mathsf{sy} \lor f = \mathsf{ld} ? ts.v_{\mathsf{rOld}}) \sqcup (f = \mathsf{sy} ? ts.v_{\mathsf{wOld}}),$  $\mathsf{v}_{\mathsf{wNew}} \mapsto_{\sqcup} (f = \mathsf{sy} \lor f = \mathsf{ld} ? \mathit{ts}.\mathsf{v}_{\mathsf{rOld}}) \sqcup (f = \mathsf{sy} \lor f = \mathsf{st} ? \mathit{ts}.\mathsf{v}_{\mathsf{wOld}}),$  $\mathsf{v}_{\mathsf{pReady}} \mapsto_{\sqcup} f = \mathsf{sy} ? (ts.\mathsf{v}_{\mathsf{rOld}} \sqcup ts.\mathsf{v}_{\mathsf{wOld}}),$  $V_{pCommit} \mapsto \sqcup ts.V_{pAsync}$  $(dsb.f, ts), M \rightarrow_{tid} (skip, ts')$ (BRANCH) (**ISB**) (ASSIGN)  $ts' = ts[\sigma(r) \mapsto \llbracket e \rrbracket_{ts.\sigma}]$  $\llbracket e \rrbracket_{ts.\sigma} = v @v \qquad ts' = ts [\mathsf{v}_{\mathsf{CAP}} \mapsto_{\sqcup} v]$  $ts' = ts [v_{rNew} \mapsto \sqcup ts.v_{CAP}]$  $(isb, ts), M \rightarrow_{tid} (skip, ts') \quad (r := e, ts), M \rightarrow_{tid} (skip, ts') \quad (if e \text{ then } s_1 \text{ else } s_2, ts), M \rightarrow_{tid} (v \neq 0 ? s_1 : s_2, ts')$ (SEQ) (WHILE) (ѕкір)  $(s_1, ts), M \rightarrow_{tid} (s'_1, ts')$ s' =**if** e **then** (s; while (e) s) **else** skip  $(\text{skip}; s, ts), M \rightarrow_{tid} (s, ts) \quad (s_1; s_2, ts), M \rightarrow_{tid} (s'_1; s_2, ts')$ (while (e) s, ts),  $M \rightarrow_{tid} (s', ts')$ (FLUSHOPT)  $l@\_=[\![e]\!]_{ts.\sigma} \qquad v=\sqcup_{l'} cl(l,l') ? ts.\mathsf{coh}[l']$  $ts' = ts \left[ \mathsf{v}_{\mathsf{pAsync}} \mapsto_{\sqcup} \lambda l'. cl(l, l') ? (v \sqcup ts.\mathsf{v}_{\mathsf{pReady}}) \right]$  $(flushopt e, ts), M \rightarrow_{tid} (skip, ts')$ 

Figure A.7: Thread-local steps of  $PArmv8_{view}$  (and that of  $Armv8_{view}$  [Pulte et al. 2019] if the highlighted area is removed).
tso is transitive and irreflexive	(tso-strict)
tso is total on $E\setminus R$	(tso-total)
$co \subseteq tso$	(тѕо-со)
$\mathrm{rf} \subseteq \mathrm{tso} \cup \mathrm{po}$	(tso-rf1)
$\forall x \in Loc, \forall (w, r) \in \mathrm{rf}_x, \forall w' \in W_x \cup U_x,$	
$(w',r)\in\operatorname{tso}\cup\operatorname{po}\implies(w,w')\notin\operatorname{tso}$	(tso-rf2)
$([W \cup U \cup R]; po; [W \cup U \cup R]) \setminus (W \times R) \subseteq tso$	(тѕо-ро)
$([E]; po; [MF]) \cup ([MF]; po; [E]) \subseteq tso$	(tso-mf)

Figure A.8: The x86<sub>man</sub> model [Raad et al. 2019b, Definition 4].

# A.4 Proof of the Equivalence of SPx86 and Px86<sub>axiom</sub>

#### A.4.1 SPx86

Fig. A.8 presents x86<sub>man</sub>, the authoritative axiomatic model of Intel-x86 concurrency due to [Owens et al. 2009; Sewell et al. 2010] that is reviewed by Intel engineers. Fig. A.9 presents the (S)Px86 model [Raad et al. 2019b]. Px86 and SPx86 are the same except that SPx86 additionally enforces (sync-fl). While not explicit in [Raad et al. 2019b], we require the (PERSIST) axiom that governs the contents of PM after crash.

### A.4.2 Equivalence of x86<sub>man</sub> and x86<sub>axiom</sub>

PROOF OF THEOREM 2.4.4. We prove the equivalence by continuously transforming  $x86_{man}$  into an equivalent one until reaching  $x86_{axiom}$ .

(1) We replace (TSO-RF1) with a simpler condition:

$$\begin{split} rf &\subseteq tso \cup po \qquad (TSO-RF1) \\ \Leftrightarrow rf \setminus po &\subseteq tso \\ \Leftrightarrow (rfe &\subseteq tso) \land (rfi \setminus po &\subseteq tso) \\ \Leftrightarrow (rfe &\subseteq tso) \land (rf; po^? irreflexive) , \end{split}$$

where the forward direction of the last equivalence holds because otherwise, if  $(w, r) \in rf$  and  $(r, w) \in po^{?}$ , then  $(w, r) \in rfi \setminus po \subseteq tso$  and  $(r, w) \in [U \cup R]$ ;  $po^{?}$ ;  $[W \cup U] \subseteq tso^{?}$  by (тso-po), contradicting the irreflexivity of tso.

(2) We replace (TSO-RF2) with a simpler condition:

 $\forall x \in \text{Loc}, \forall (w, r) \in \text{rf}_x, \forall w' \in W_x \cup U_x, (w', r) \in \text{tso} \cup \text{po} \implies (w, w') \notin \text{tso}$ (TSO-RF2)  $\Leftrightarrow \text{rf}^{-1}; (\text{tso} \cap \text{Loc}); [W \cup U]; (\text{tso} \cup \text{po}) \text{ irreflexive}$   $\Leftrightarrow \text{rf}^{-1}; \text{co}; (\text{tso} \cup \text{po}) \text{ irreflexive}$  $\Leftrightarrow (\text{fr}; \text{tso} \text{ irreflexive}) \land (\text{fr}; \text{po} \text{ irreflexive}),$ 

(axioms of $x86_{man}$ (Fig. A.8))	
tso $\ \supseteq\ ([E]; \mathrm{po}; [SF]) \cup ([SF]; \mathrm{po}; [E \setminus R])$	(x86-tso-fl)
$\cup \ [W \cup U \cup FL]; { m po}; [FL]$	
$\cup \ [FL]; { m po}; [W \cup U \cup FL]$	
$\cup \ [FL]; (po \cap CL); [FO]$	
$\cup \ [FO]; (po \cap CL); [FL]$	
$\cup \ ([U]; \texttt{po}; [FO]) \cup ([FO]; \texttt{po}; [U])$	
$\cup \ [W]; (po \cap CL); [FO]$	
$\cup \ [R]; { m po}; [FL \cup FO]$	
$nvo \supseteq tso \cap Loc$	(NVO-ORDER)
$\cup \ [W \cup U]; (tso \cap CL); [FL \cup FO]$	
$\cup \ [FL \cup FO]; tso; [W \cup U \cup FL \cup FO]$	
nvo is total on $W \cup U \cup FL \cup FO$	(nvo-total)
$P \supseteq dom(\mathbf{nvo}; [P])$	(NVO-P)
$P \ \supseteq \ dom([FL] \cup ([FO]; po; [MF \cup SF \cup U]))$	(SYNC-FL)
$\forall l. \; \exists w. \; SM(l) = \texttt{wval}(w) \; \land \; (P \times \{w\}) \cap \texttt{Loc} \subseteq \texttt{co}^?$	(PERSIST)

Figure A.9: (S)Px86 [Raad et al. 2019b].

where the second equivalence holds from:

$$[W \cup U]; (tso \cap Loc); [W \cup U]$$
  
= tso \cap (co \cap co^{-1} \cap [W \cap U])  
= co \cap (tso \cap (co^{-1} \cap [W \cap U]))  
= co ,

since  $(\mathbf{co}^{-1} \cup [W \cup U]) \subseteq \mathbf{tso}^{-1?}$  and tso is acyclic.

(3) We simplify (fr; tso irreflexive) to fre  $\subseteq$  tso.

( $\Leftarrow$ ) Since fr; po is irreflexive, we have fri  $\subseteq [U \cup R]$ ; po<sup>?</sup>;  $[W \cup U] \subseteq tso$ <sup>?</sup>, and thus fr  $\subseteq tso$ <sup>?</sup> and fr; tso is irreflexive from the acyclicity of tso.

(⇒) Without loss of generality, assume tso is minimal such a relation that satisfies all the axioms. Let  $tso' = (tso \cup fre)^+$ . Then tso' satisfies all the other axioms except for (fr; tso irreflexive), and in addition, fre  $\subseteq$  tso'.

It remains to prove the acyclicity of tso'. Assume otherwise and let c be a cycle of tso  $\cup$  fre. Then c should be tso<sup>+</sup>, fre<sup>+</sup>, or (fre<sup>+</sup>; tso<sup>+</sup>)<sup>+</sup>. But the first case is impossible from the acyclicity of tso; the second case is impossible because then c is co<sup>+</sup> and thus tso<sup>+</sup>; and the third case is also impossible as follows. Since fre<sup>+</sup>; tso<sup>+</sup>  $\subseteq$  fre; co?; tso<sup>+</sup>  $\subseteq$  fre; tso, c is also (fre; tso)<sup>+</sup>. Since fr  $\subseteq$   $[U \cup R] \times [W \cup U]$ , c is also (fre; tso;  $[U \cup R])^+$ . By the minimality of tso, we have tso;  $[U \cup R] \subseteq$  tso<sup>?</sup>; (co  $\cup$  rfe  $\cup$  [MF]; po);  $[U \cup R]$  and c is also (tso<sup>?</sup>; (co  $\cup$  rfe  $\cup$  [MF]; po); fre)<sup>+</sup>. Without loss of generality, assume c is minimal such a cycle. If there is an edge of tso<sup>?</sup>; (co  $\cup$  rfe); fre, then it is also tso<sup>?</sup>; co<sup>+</sup>  $\subseteq$  tso so that it can be merged into the next edge, contradicting the minimality of c. Thus c is also ([MF]; po; fre; tso<sup>?</sup>)<sup>+</sup>. If c has two distinct vertices, say  $v_1, v_2$ , then either  $(v_1, v_2) \in \text{tso}$  or  $(v_2, v_1) \in \text{tso}$ , and either the trace from  $v_1$  to  $v_2$  or that from  $v_2$  to  $v_1$  can be merged into the previous edge, contradicting the minimality of c. Thus we have a vertex v such that  $(v, v) \in [MF]$ ; po; fre; tso<sup>?</sup>, contradicting the irreflexivity of fr; tso.

(4) We replace (TSO-MF) with [E]; po; [MF]; po;  $[E] \subseteq \text{tso}$  and (TSO-TOTAL) with (tso is total on  $E \setminus (R \cup MF)$ ).

 $(\Rightarrow)$  Obvious from the fact that the condition is weakened.

( $\Leftarrow$ ) Let tso be minimal such a relation that satisfies the new axioms. Due to the minimality, tso does not relate MF. Let tso' = (tso  $\cup$  ([E]; po; [MF])  $\cup$  ([MF]; po; [E]))<sup>+</sup>. We prove tso' is acyclic. Suppose otherwise and let c be a cycle of tso'. Since MF is not related in tso, c is also a cycle of (tso  $\cup$  ([E]; po; [MF]; po; [E])). Since [E]; po; [MF]; po; [E]  $\subseteq$  tso, c is also a cycle of tso, contradicting the assumption. Now let tso" be an acyclic superset of tso' in which MF is linearized. Then tso" satisfies (TSO-MF), (TSO-TOTAL), and all the other old axioms.

(5) We remove tso. Specifically, we replace the following axioms with the acyclicity of ob:

- tso is transitive and irreflexive;
- tso is total on  $E \setminus (R \cup MF)$ ; and
- $ob^+ \subseteq tso$ .

We reached x86<sub>axiom</sub>, concluding the proof.

# A.4.3 Equivalence of SPx86 and Px86<sub>axiom</sub>

PROOF OF THEOREM 2.4.3. We prove the equivalence by continuously transforming SPx86 into an equivalent one until reaching  $Px86_{axiom}$ .

(1) We name each component of tso and remove fences from the relations. Specifically, (i) we replace x86<sub>man</sub> with x86<sub>axiom</sub>; and (ii) replace (x86-TSO-FL) with:

$$\begin{aligned} \text{fob} &= [E]; \text{po}; [MF]; \text{po}; [E] \\ &\cup [E]; \text{po}; [SF]; \text{po}; [E \setminus R] \\ &\cup ([W \cup U \cup FL]; \text{po}; [FL]) \cup ([FL]; \text{po}; [W \cup U \cup FL]) \\ &\cup ([FL]; (\text{po} \cap \text{CL}); [FO]) \cup ([FO]; (\text{po} \cap \text{CL}); [FL]) \\ &\cup ([U]; \text{po}; [FO]) \cup ([FO]; \text{po}; [U]) \\ &\cup [W]; (\text{po} \cap \text{CL}); [FO] \\ &\cup [R]; \text{po}; [FL \cup FO] \\ &\cup [R]; \text{po}; [FL \cup FO] \end{aligned}$$

The old and new axioms are equivalent similarly with the proof of Theorem 2.4.4.

(2) We introduce to ob new relations, pf ("persist-from") and fp ("from-persist"), where pf is meant to relate a flush instruction to the co-maximal store that is flushed at that instruction; and fp is defined as pf<sup>-1</sup>; co. Like rf for load instructions, pf relates a flush instruction to at most one store instruction for each location, the key difference being that pf relates a flush instruction to a store for each location in the same cache line. Specifically, we change the axioms as follows:

 $ob = obs \cup dob \cup bob \cup fob \cup pf \cup fp$ 

 $(\Leftarrow)$  Obvious from the fact that the axioms are strengthened.

(⇒) Suppose a behavior satisfies the old axioms. Let  $pf_0 = ((W \cup U) \times (FL \cup FO)) \cap CL \cap tso$ ,  $pf = pf_0 \setminus (co; pf_0)$ , and  $fp = pf^{-1}$ ; co. Then  $pf \cup fp \subseteq tso$  by construction. Thus the behavior satisfies the new axioms as well.

(3) We simplify (NVO-ORDER) into:

(nvo-co)	со	nvo ⊇
(NVO-FOBS)	$\mathrm{pf} \cup \mathrm{fp}$	U
(NVO-FL)	$[FL \cup FO]; tso; [FL \cup FO]$	U

- (4) From now on, let  $PFO = dom([FO]; po; [MF \cup SF \cup U])$ .
- (5) We replace (NVO-ORDER), (NVO-TOTAL), (NVO-P), and (NVO-PERS) with the following axiom:

$$per = pf; tso?; [FL \cup PFO]$$
(PER)  

$$P \supseteq dom(per)$$
  

$$P \supseteq dom(co; [P])$$
  

$$P \subseteq W \cup U$$

(⇒) Suppose a behavior satisfies the old axioms. Let  $P' = P \cap (W \cup U)$ . Thanks to (NVO-PERS), (NVO-CO), and (NVO-FL), we have  $dom(per) \subseteq P'$ . Thanks to (NVO-CO), we have  $dom(co; [P']) \subseteq P'$ . Since only writes (in  $W \cup U$ ) affect the contents of PM, the same behavior is also allowed in the new axioms.

(⇐) Suppose a behavior satisfies the new axioms.  $nvo_1$  be the RHS of (NVO-ORDER),  $nvo_2 = (dom(fp^?; P) \cup FL \cup PFO) \times ((W \cup U) \setminus P)$ , and  $nvo_c = nvo_1 \cup nvo_2$ . We prove  $nvo_c$  is acyclic. If there is such a cycle, then it should be a cycle of  $nvo_1$ ,  $nvo_2$ , or  $nvo_1^+$ ;  $nvo_2^+$ . But the first case is impossible because  $nvo_1 \subseteq tso$  and tso is acyclic; the second case is impossible because its domain and codomain are disjoint; and the third case is also impossible as follows. If there is a cycle of  $nvo_1^+$ ;  $nvo_2^+$ , then there is an edge  $(a, b) \in nvo_1^+ \cap nvo_2^{-1} = [(W \cup U) \setminus P]$ ;  $nvo_1^+$ ;  $[dom(fp^?; P) \cup FL \cup PFO]$ . Without loss of generality, we assume (a, b) is minimal such an arc of  $nvo_1^+$ .

- (i) Suppose (a, b) has no intermediate vertices, i.e.  $(a, b) \in nvo_1$ . By case analysis on  $[(W \cup U) \setminus P]$ ;  $nvo_1$ ;  $[dom(fp^?; P) \cup FL \cup PFO]$ , we can derive contradiction.
- (ii) Suppose (a, b) has an intermediate vertex, say c, of  $nvo_1^+$ . Then  $c \notin dom(nvo_2) \cup codom(nvo_2)$  by the minimality, and thus  $c \in FO \setminus PFO \setminus dom(fp; P)$  and:

$$\begin{aligned} (a,b) \in & [(W \cup U) \setminus P]; \text{pf}; [FO \setminus PFO \setminus dom(\text{fp}; P)]; \text{tso}^?; [FO \setminus PFO \setminus dom(\text{fp}; P)] \\ & ((\text{fp}; [P]) \cup (\text{tso}; [FL \cup PFO])) \\ & = & [(W \cup U) \setminus P]; \text{pf}; [FO \setminus PFO \setminus dom(\text{fp}; P)]; \text{tso}; [FL \cup PFO] \end{aligned}$$

Then we have  $a \in dom(per) \subseteq P$ , contradicting the assumption.

Now let nvo be an acyclic superset of  $nvo_c$  in which  $W \cup U \cup FL \cup FO$  is linearized, and  $P' = dom(nvo^?; [P \cup FL \cup PFO])$ . Then nvo and P' satisfy the original axioms: (NVO-PERS) by the definition of P'; (NVO-CO), (NVO-FOBS), and (NVO-FL) by  $nvo \supseteq nvo_1$ ; (NVO-TOTAL) by linearization; and (NVO-P) by the definition of P'. It remains to prove  $P' \cap (W \cup U) = P$ .  $(\supseteq)$  By the definition of P'.

(⊆) Suppose  $w \in P' \cap (W \cup U)$ . Then there exists e such that  $(w, e) \in \mathsf{nvo}^?$ ;  $[P \cup FL \cup PFO]$ . If  $w \notin P$ , then  $(e, w) \in \mathsf{nvo}_2$  and thus  $(w, w) \in \mathsf{nvo}^+$ , contradicting the acyclicity of  $\mathsf{nvo}$ . Thus  $w \in P$ .

(6) We replace (PER),  $P \supseteq dom(\text{per}), P \supseteq dom(\text{co}; [P])$ , and  $P \subseteq W \cup U$  with the following axiom:

$$per = pf; tso?; [FL \cup PFO]$$
(PER)  
$$P = dom(per)$$

- $(\Rightarrow)$  Obvious from the fact that the axioms are weakened.
- $(\Leftarrow)$  Let  $P' = dom(\mathbf{co}^?; P)$ . Then P' and SM satisfies all the old axioms.
- (7) We replace (PER) with the following axiom:

$$per = pf; ([FL] \cup ([FO]; ob^*; [FL \cup PFO]))$$
(PER)

#### $(\Rightarrow)$ Obvious from the fact that the axioms are weakened.

 $(\Leftarrow)$  Let  $PFO' = dom([FO]; ob^*; [FL \cup PFO])$  and  $Y = (FL \cup PFO') \times (FO \setminus PFO')$ . We prove  $ob \cup Y$ is acyclic. If there is such a cycle, then it should be a cycle of ob, Y, or  $ob^+; Y$ . But the first case is impossible because  $ob \subseteq$  tso and tso is acyclic; the second case is impossible because its domain and codomain are disjoint; and the third case is also impossible as follows. If there is a cycle of  $ob^+; Y$ , then there is an edge  $(a, b) \in ob^+ \cap Y^{-1} = [FO \setminus PFO']; ob^+; [FL \cup PFO']$ . Then  $a \in PFO'$ , contradicting the assumption. Now let tso' be a linearization of  $ob \cup Y$ . Then if  $(a, b) \in [FL \cup FO]; tso'; [FL \cup PFO]$ , then we have  $a \in FL \cup PFO'$  because otherwise  $(b, a) \in Y \subseteq tso'$ , contradicting the acyclicity of tso'. Thus we have:

$$per' = pf; tso'^{?}; [FL \cup PFO]$$
$$\subseteq pf; [FL \cup PFO']$$
$$= per$$

As a result, tso', per', P', and SM satisfy the old axioms.

- (8) We replace the irreflexivity of tso with the acyclicity of ob, and remove tso which is no longer used.
- (9) We replace (PER) with the following axiom:

$$\mathbf{per} = \mathbf{pf}; [FL \cup PFO] \tag{PER}$$

 $(\Rightarrow)$  Obvious from the fact that the axioms are weakened.

 $(\Leftarrow)$  Let  $co_{imm} = co \setminus (co; co)$ , which represents the "immediate" coherence order.

We may assume:

$$\forall w, w', f. (w, w') \in \mathbf{co}_{imm}, (w, f) \in \mathbf{pf}, f \in FO \setminus PFO \implies (f, w') \in (\mathbf{obs} \cup \mathbf{dob} \cup \mathbf{bob} \cup \mathbf{fob} \cup \mathbf{pf} \cup (\mathbf{fp} \setminus \{f\} \times W))^+ .$$

Intuitively, it means  $f \in FO \setminus PFO$  persists the co-latest possible store event. Suppose w, w', f do not satisfy the above statement. Let  $pf' = pf \setminus \{(w, f)\} \cup \{(w', f)\}$ . Then pf' satisfies the new axioms. In particular, if there is a cycle of ob', then it should contain the edge  $(w', f) \in pf', (f, w') \in ob'^+$ , and thus (f, w') satisfies the statement. Furthermore, P' = P because  $f \notin FL \cup PFO$ . Now by repeatedly moving pf "forwards", we get an execution in which the above statement is satisfied. Let  $FFO = dom([FO]; (po \cap CL); [FL])$  and  $Y = (FL \cup PFO) \times (FO \setminus PFO \setminus FFO)$ . We prove ob  $\cup (FL \cup PFO) \times (FO \setminus PFO \setminus FFO)$  is acyclic. If there is such a cycle, then it should be a cycle of ob,  $(FL \cup PFO) \times (FO \setminus PFO \setminus FFO)$ , or ob<sup>+</sup>;  $(FL \cup PFO) \times (FO \setminus PFO \setminus FFO)$ . But the first case is impossible because ob is acyclic; the second case is impossible because its domain and codomain are disjoint; and the third case is also impossible as follows. If there is such a cycle, then there is an edge  $(a, b) \in$  $[FO \setminus PFO \setminus FFO];$  ob<sup>+</sup>;  $[FL \cup PFO]$ . By the assumption, we have  $(a, b) \in [FO \setminus PFO \setminus FFO];$  (obs $\cup$  dob $\cup$  bob $\cup$  fob $\cup$  pf), we can derive contradiction.

If  $(a, b) \in [FO]$ ; ob\*;  $[FL \cup PFO]$ , then  $a \in PFO \cup FFO$  because otherwise  $(b, a) \in Y$ , contradicting the acyclicity of ob  $\cup Y$ . Also, if  $(a, b) \in pf$ ; [FO];  $(po \cap CL)$ ; [FL], then  $(a, b) \in co^2$ ; pf because otherwise  $(b, a) \in \mathbf{fp} \subseteq \mathbf{ob}$ , contradicting the acyclicity of ob. Thus we have:

$$dom(per') = dom(pf; ([FL] \cup ([FO]; ob^*; [FL \cup PFO]))))$$

$$\subseteq dom(pf; [FL \cup PFO \cup FFO])$$

$$= dom(pf; [FL \cup PFO]) \cup dom(pf; [FFO])$$

$$= dom(per) \cup dom(pf; [FO]; (po \cap CL); [FL])$$

$$\subseteq dom(per) \cup dom(co^?; pf; [FL])$$

$$\subseteq dom(co^?; per)$$

As a result, tso', per', P', and SM satisfy the old axioms.

#### (10) We additionally require the following axiom:

The proof is the same with that of Theorem 2.4.2 in §A.3.

#### (11) We refactor fob as follows:

$$\begin{split} \text{fob} &= [FL]; \text{po}; ([W \cup U \cup FL] \cup ([MF \cup SF]; \text{po}; [FO])) \\ &\cup [FO]; \text{po}; ([U] \cup ([MF \cup SF]; \text{po}; [W \cup FL \cup FO])) \\ &\cup [FL]; (\text{po} \cap \text{CL}); [FO] \\ &\cup [FO]; (\text{po} \cap \text{CL}); [FL] \\ &\cup [W \cup U \cup R]; \text{po}; [FL] \\ &\cup ([U \cup R] \cup ([W]; \text{po}; [MF \cup SF])); \text{po}; [FO] \\ &\cup [W]; (\text{po}; [FL])^?; (\text{po} \cap \text{CL}); [FO] \end{split}$$

Notice that [W]; po; [FL]; (po  $\cap$  CL); [FO] is added to fob, but it was already in fob<sup>+</sup> and thus the addition does not change semantics.

### (12) We remove those edges starting at $FL \cup FO$ :

$$\begin{aligned} \mathbf{fob} &= [W \cup U \cup R]; \mathbf{po}; [FL] \\ &\cup ([U \cup R] \cup ([W]; \mathbf{po}; [MF \cup SF])); \mathbf{po}; [FO] \\ &\cup [W]; (\mathbf{po}; [FL])^{?}; (\mathbf{po} \cap \mathrm{CL}); [FO] \end{aligned}$$

Let  $Y = [FL \cup FO]$ ; fob. Then the old relation fob = fob'  $\cup Y$ .

obs	=	$co \cup rfe \cup fr$	
dob	=	$(addr \cup data); rfi^{?}$	
	U	$(ctrl \cup (addr; po)); ([W] \cup ([isb]; po; [R]))$	
aob	=	$[range(rmw)];rfi;[AQ\cup AQpc]$	
bob	=	$[R]; \texttt{po}; [\texttt{dmb.ld} \cup \texttt{dsb.ld}]; \texttt{po}; [R \cup W]$	
	U	$[W]; \texttt{po}; [\texttt{dmb.st} \cup \texttt{dsb.st}]; \texttt{po}; [W]$	
	U	$[R \cup W]; \texttt{po}; [\texttt{dmb.sy} \cup \texttt{dsb.sy}]; \texttt{po}; [R \cup W]$	
	U	$[RL]; { m po}; [AQ]$	
	U	$[AQ\cup AQpc]; \mathrm{po}; [W\cup R]$	
	U	$[W \cup R];$ po; $[RL \cup RLpc]$	
ob	=	$obs \cup dob \cup aob \cup bob$	
		$((po \cap Loc) \cup co \cup rf \cup fr)$ acyclic	(INTERNAL)
		ob acyclic	(external)
		$\operatorname{rmw} \cap (\operatorname{fre}; \operatorname{coe}) \operatorname{empty}$	(атоміс)

Figure A.10: The Armv8<sub>axiom</sub> model [Pulte et al. 2019, Appendix D].

We first prove  $ob_0'$ ;  $Y \subseteq ob_0'$  by case analysis. We also prove:

$$ob^{+} \subseteq ob_{0}^{+}$$
(by PF-MIN)  
=  $(ob_{0}' \cup Y)^{+}$   
=  $ob_{0}'^{+} \cup (Y^{+}; ob_{0}'^{*})$ 

Now we show equivalence.

(⇒) Since ob' ⊆ ob, it is sufficient to prove, for (PF-MIN),  $[W \cup U]$ ; ob<sup>+</sup>;  $[FL \cup FO] \subseteq [W \cup U]$ ; ob'<sup>+</sup>;  $[FL \cup FO]$ . It follows from  $[W \cup U]$ ; ob<sup>+</sup> ⊆  $[W \cup U]$ ; (ob<sub>0</sub>'<sup>+</sup> ∪ (Y<sup>+</sup>; ob<sub>0</sub>'<sup>\*</sup>)) =  $[W \cup U]$ ; ob<sub>0</sub>'<sup>+</sup>.

 $(\Leftarrow)$  It is sufficient to prove the acyclicity of ob, or the irreflexivity of  $ob^+$ . Since  $ob^+ \subseteq ob_0'^+ \cup (Y^+; ob_0'^*)$ , it is sufficient to prove the irreflexivity of  $ob_0'^+$  and that of  $Y^+; ob_0'^*$ . The former is immediate. To prove the latter, suppose otherwise. Then  $ob_0'^*; Y^+ = Y^+ \cup ob_0'^+$  is also not irreflexive. But it contradicts the fact that both  $Y^+$  and  $ob_0'^+$  are irreflexive.

We reached Px86<sub>axiom</sub>, concluding the proof.

# A.5 Proof of the Equivalence of SPArmv8 and PArmv8<sub>axiom</sub>

### A.5.1 SPArmv8

Fig. A.10 presents the Armv8<sub>view</sub> model [Pulte et al. 2019], and Fig. A.11 presents the (S)PArmv8 model [Raad et al. 2019a]. PArmv8 and SPArmv8 are the same except that SPArmv8's ob additionally includes fp. While not explicit in [Raad et al. 2019a], we require the (PERSIST) axiom that governs the contents of PM after crash.

	(axioms of Armv8 <sub>axiom</sub> (Fig. A.10))
(ARM-OB-BAR)	$\texttt{fob} \;=\; (\texttt{po}^?; \texttt{[dmb.sy} \cup \texttt{dsb.sy}]; \texttt{po}^?) \setminus id$
(ARM-W-WB)	$\cup \ [W \cup R]; (po \cap CL); [FO]$
(ARM-WB-WB)	$\cup \ [FO]; (po \cap CL); [FO]$
(redefined)	$ob = obs \cup dob \cup aob \cup bob \cup fob \cup fp$
(NVO-WB-D)	$\mathbf{nvo} \supseteq [FO]; \mathbf{ob}^+; [\mathtt{dsb.sy}]; \mathbf{ob}^+; [W \cup FO]$
(NVO-W-WB)	$\cup [W]; (ob^+ \cap CL); [FO]$
(nvo-co)	U co
(NVO-TOTAL)	<b>nvo</b> is total on $W \cup FO$
(NVO-PERS)	$P \supseteq dom([FO]; \mathbf{ob}^+; [\mathtt{dsb.sy}])$
(NVO-P)	$P \supseteq dom(nvo; [P])$
(PERSIST)	$\forall l. \ \exists w. \ SM(l) = \texttt{wval}(w) \ \land \ (P \times \{w\}) \cap \texttt{Loc} \subseteq \texttt{co}^?$

Figure A.11: (S)PArmv8 [Raad et al. 2019a].

### A.5.2 Equivalence of SPArmv8 and PArmv8<sub>axiom</sub>

PROOF OF THEOREM 2.6.1. We prove by continuously transforming SPArmv8 into an equivalent one until reaching PArmv8<sub>axiom</sub>.

(1) We replace (NVO-WB-D) and (NVO-PERS) with:

$\mathbf{nvo} \supseteq [FO]; \mathbf{po}; [\mathtt{dsb.sy}]; \mathbf{ob}^+; [W \cup FO]$	(NVO-WB-D)
$P \supseteq dom([FO]; po; [dsb.sy])$	(NVO-PERS)

It is sufficient to prove that [FO];  $ob^+$ ; [dsb.sy] = [FO]; po; [dsb.sy].

 $(\supseteq)$  By [FO]; po;  $[dsb.sy] \subseteq fob \subseteq ob$ .

 $(\subseteq)$  We have [FO]; ob = [FO];  $fob \subseteq ([FO]; po; [dmb.sy \cup dsb.sy]; po^?) \cup ([FO]; (po \cap CL); [FO])$ . Then by induction, we have [FO];  $ob^+$ ;  $[dsb.sy] \subseteq [FO]$ ; po; [dsb.sy].

(2) We remove fences from the relations. Specifically, we replace (ARM-OB-BAR) and (NVO-WB-D) with:

$$\begin{aligned} \mathbf{fob} &= [FO]; \mathbf{po}; [\mathtt{dmb.sy} \cup \mathtt{dsb.sy}]; \mathbf{po}; [W \cup R \cup FO] \\ &\cup [FO]; (\mathbf{po} \cap \mathsf{CL}); [FO] \\ &\cup [W \cup R]; \mathbf{po}; [\mathtt{dmb.sy} \cup \mathtt{dsb.sy}]; \mathbf{po}; [FO] \\ &\cup [W \cup R]; (\mathbf{po} \cap \mathsf{CL}); [FO] \\ &\quad \mathbf{nvo} \supseteq [FO]; \mathbf{po}; [\mathtt{dsb.sy}]; \mathbf{po}; \mathtt{ob}^*; [W \cup FO] \end{aligned}$$

The old and new axioms are equivalent. The proof is similar to that of Theorem 2.4.4.

(3) We replace (NVO-WB-D), (NVO-W-WB), (NVO-CO), (NVO-TOTAL), (NVO-PERS), and (NVO-P) with the following

axiom:

$$per = [W]; (ob^{+} \cap CL); [FO]; po; [dsb.sy]$$
(PER)  

$$P \supseteq dom(per)$$
  

$$P \supseteq dom(co; [P])$$
  

$$P \subseteq W$$

(⇒) Suppose a behavior satisfies the old axioms. Let  $P' = P \cap W$ . Thanks to (NVO-PERS) and (NVO-W-WB), we have  $dom(per) \subseteq P'$ . Thanks to (NVO-co), we have  $dom(co; [P]) \subseteq P$ . Since only writes (in W) affect the contents of PM, the same behavior is also allowed in the new axioms.

( $\Leftarrow$ ) Suppose a behavior satisfies the new axioms. Let  $\mathbf{nvo}_1$  be the union of RHS'es of (NVO-WB-D), (NVO-W-WB), and (NVO-CO);  $\mathbf{nvo}_2 = (P \cup dom([FO]; \mathbf{po}; [dsb.sy])) \times (W \setminus P)$ ; and  $\mathbf{nvo}_c = \mathbf{nvo}_1 \cup \mathbf{nvo}_2$ . We prove  $\mathbf{nvo}_c$  is acyclic. If there is such a cycle, then it should be a cycle of  $\mathbf{nvo}_1$ ,  $\mathbf{nvo}_2$ , or  $\mathbf{nvo}_1^+$ ;  $\mathbf{nvo}_2^+$ . But the first case is impossible because  $\mathbf{nvo}_1 \subseteq \mathbf{ob}^+$  and  $\mathbf{ob}$  is acyclic; the second case is impossible because its domain and codomain are disjoint; and the third case is also impossible as follows. If there is a cycle of  $\mathbf{nvo}_1^+$ ;  $\mathbf{nvo}_2^+$ , then there is an edge  $(a, b) \in \mathbf{nvo}_1^+ \cap \mathbf{nvo}_2^{-1} = [W \setminus P]$ ;  $\mathbf{nvo}_1^+$ ;  $[P \cup dom([FO]; \mathbf{po}; [dsb.sy])]$ . Without loss of generality, we assume (a, b) is minimal such an arc of  $\mathbf{nvo}_1^+$ . (i) Suppose (a, b) has no intermediate vertices, i.e.  $(a, b) \in \mathbf{nvo}_1$ . By case analysis on  $[W \setminus P]$ ;  $\mathbf{nvo}_1$ ;  $[P \cup dom([FO]; \mathbf{po}; [dsb.sy])]$ , we can derive contradiction. (ii) Suppose (a, b) has an intermediate vertex, say c, of  $\mathbf{nvo}_1^+$ . Then  $c \notin dom(\mathbf{nvo}_2) \cup codom(\mathbf{nvo}_2)$  by the minimality, and thus  $c \in FO \setminus dom(\mathbf{po}; [dsb.sy])$ . As a result,  $(a, b) \in [W]$ ;  $(\mathbf{ob}^+ \cap \mathbf{CL})$ ;  $([FO]; \mathbf{po}; [dsb.sy]; \mathbf{po}; \mathbf{ob}^*)^+$ . Then we have  $a \in dom(\mathbf{per}) \subseteq P$ , contradicting the assumption.

Now let nvo be an acyclic superset of  $nvo_c$  in which  $W \cup FO$  is linearized, and  $P' = dom(nvo^?; ([P] \cup ([FO]; po; [dsb.sy])))$ . Then nvo and P' satisfy the original axioms: (NVO-PERS) by the definition of P'; (NVO-WB-D), (NVO-W-WB), and (NVO-CO) by  $nvo \supseteq nvo_1$ ; (NVO-TOTAL) by linearization; and (NVO-P) by the definition of P'.

It remains to prove  $P' \cap W = P$ . ( $\supseteq$ ) By the definition of P'. ( $\subseteq$ ) Suppose  $w \in P' \cap W$ . Then there exists e such that  $(w, e) \in \mathsf{nvo}^?$ ; ( $[P] \cup ([FO]; \mathsf{po}; [\mathsf{dsb.sy}])$ ). If  $w \notin P$ , then  $(e, w) \in \mathsf{nvo}_2$  and thus  $(w, w) \in \mathsf{nvo}^+$ , contradicting the acyclicity of  $\mathsf{nvo}$ . Thus  $w \in P$ .

(4) We replace (PER),  $P \supseteq dom(\text{per}), P \supseteq dom(\text{co}; [P])$ , and  $P \subseteq W$  with the following axiom:

$$per = [W]; (ob^+ \cap CL); [FO]; po; [dmb.sy]$$
(Per)  
$$P = dom(per)$$

 $(\Rightarrow)$  Obvious from the fact that the axioms are weakened.

 $(\Leftarrow)$  Let P' = dom(co?; P). Then P' and SM satisfies all the old axioms.

(5) We additionally require the following axiom:

$$pf \subseteq ob^+$$
 (PF-MIN)

The proof is almost the same with that of Theorem 2.4.2 in §A.3.

(6) We replace (PER) with the following axiom:

$$per = pf; [FO]; po; [dmb.sy]$$
(PER)

It is sufficient to prove that [W];  $(ob^+ \cap CL)$ ;  $[FO] = co^?$ ; pf; [FO].

 $(\supseteq)$  By (pf-min).

(⊆) Suppose  $(w, f) \in [W]$ ; ob<sup>+</sup> ∩ CL; [FO] but  $(w, f) \notin co^{?}$ ; pf; [FO]. Then  $(f, w) \in fp \subseteq ob$  by definition. Then  $(w, w) \in ob^+$ , contradicting the acyclicity of ob.

(7) We remove those edges starting at FO:

$$\begin{aligned} \mathbf{fob} &= & [W \cup R]; \mathbf{po}; [\mathtt{dmb.sy} \cup \mathtt{dsb.sy}]; \mathbf{po}; [FO] \\ & \cup & [W \cup R]; (\mathbf{po} \cap \mathrm{CL}); [FO] \end{aligned}$$

Let Y = [FO]; fob. Then the old relation fob = fob'  $\cup Y$ . We first prove  $ob_0'$ ;  $Y \subseteq ob_0'$  by case analysis. Then the rest of the proof of this step is the same with that of the last step in Theorem 2.4.3.

We reached  $PArmv8_{axiom}$ , concluding the proof.

# A.6 Verified Examples

We use our model checking tool (§2.7) to verify several representative persistent synchronization examples. All examples are verified within one second.

First, all examples presented in this dissertation (except for CommitE) are verified. Specifically, the following examples are verified without modification<sup>2</sup>:

• CommitWeak satisfies  $I \stackrel{\triangle}{=} (Data=0 \lor Data=42) \land (Commit=0 \lor Commit=1).$ 

ш

- Commit1 satisfies  $I \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data}=42$ .
- Commit2 satisfies  $I \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data}=42$ .
- FlushMCA satisfies  $I \stackrel{\triangle}{=} \neg (Z = W = 1 \land X = Y = 0)$ .

The CommitOpt example satisfies its invariant only under x86, but not under Armv8. We adapted this example to Armv8 as follows and verified:

• CommitOptArm satisfies  $I \stackrel{\triangle}{=} \text{Commit}=1 \Rightarrow \text{Data1}=42 \land \text{Data2}=7$ .

The CommitE example involving I/O is not verified yet by the model checker because it currently does not support I/O instructions. We believe it is straightforward to support them as done in [Kang et al. 2017] and verify the example.

In addition, the following examples are verified:

 $<sup>^2 \</sup>mathrm{Unless}$  otherwise noted, loads and stores are plain (i.e. LDR and STR).

(a)  $r_1 := WeakCAS_{acq}(Lock,0,1) \parallel (j) r_2 := WeakCAS_{acq}(Lock,0,1)$ (b) if ( $r_1 == 0$ ) { (k) if  $(r_2 == 0)$  {  $\mathsf{X}\ \coloneqq\ 1$ (l)if (X == 1) { (c)(d) $\mathsf{Y}\ \coloneqq\ 1$ (m) $Z \coloneqq 1$ (n)(AtomicPersists) (e)flushopt X flushopt Z (f) dsb.sy (o)dsb.sy } Lock  $\coloneqq_{\mathsf{rel}} \emptyset$  } flushopt Y (p)(g)dsb.sy (h)Lock  $:=_{rel} \emptyset$  } (i)

The AtomicPersists example, adopted from [Raad et al. 2020, Example 3] modulo architectural differences, models persistent transaction. Here, Lock :=<sub>rel</sub> 0 is a release store (STLR), and WeakCAS<sub>acq</sub>(1,  $v_1$ ,  $v_2$ ) tries to compareand-swap Lock from  $v_1$  to  $v_2$  with the acquire ordering, returning 0 if successful or 1 otherwise. WeakCAS<sub>acq</sub> is implemented roughly as follows:

(a) 
$$r_1 := load_{true,acq} [1] // LDAXR$$
  
(b) if  $(r_1 != v_1) \{$   
(c) return 1 } (WEAKCAS)  
(d)  $r_2 := store_{true,pln} [1] v_2 // STXR$   
(e) return  $r_2$ 

- CommitWeakOpt satisfies  $I \stackrel{\triangle}{=} (Data=0 \lor Data=42) \land (Commit=0 \lor Commit=1).$
- Commit2Opt satisfies  $I \stackrel{\triangle}{=} (Data=0 \lor Data=42) \land (Commit=0 \lor Commit=1).$
- FOB satisfies  $I \stackrel{\triangle}{=} Z = 1 \Rightarrow X = 1$ .
- AtomicPersists satisfies  $I \stackrel{\triangle}{=} Z=1 \Rightarrow X=1 \land Y=1$ .

# Chapter B. Appendices of §3

#### **Detectably Recoverable Insertion and Deletion B.1**

While CAS is a general base operation for pointer-based DSs, we observe that the performance of DSs implemented with detectable CAS (§3.4.3) are sometimes worse than that of hand-tuned detectable DSs, e.g., MSQ-mmt-O0 is slower than hand-tuned detectable MSQs (§3.6.2). The primary reason is that general detectable CASes like pcas() performs plain CASes to the same location twice and flushes the location between them, incurring an high contention on the location among multiple threads.

As an optimization, we design a more efficient atomic pointer location object supporting detectable *insert* atomically replacing the NuLL pointer-and delete-atomically detaching a valid memory block from DSs-as primitive operations. To this end, we extend the core language to support these operations. The key idea, inspired by an optimization of Friedman et al. [2018]; Li and Golab [2021]'s hand-tuned detectable MSQs, is distributing the contention of multiple threads into multiple memory blocks, significantly relieving contention on any single location. Such an optimization, however, requires non-trivial synchronization among multiple memory blocks, thus limiting its application to only insert and delete operations. While less general than CAS, insert and delete operations still support a wide variety of DSs, e.g. we can implement Michael-Scott queue (MSQ) [Michael and Scott 1996] with insert and delete operations.

### **B.1.1** API

We introduce operations of the following API:

1: $\underline{v_1} \coloneqq \texttt{insert}(loc, \underline{new}, \underline{ds})$	$\triangleright v_1$ is either OK or (Err $cur)$
2: $\underline{v_2} \coloneqq \texttt{delete}(\underline{loc}, \underline{old}, \underline{new})$	$\triangleright v_2$ is either OK or (Err $cur$ )
3: $v_3 \coloneqq pload_{opt}(loc)$	▷ considered read-only

The insert function atomically updates *loc* from NULL to *new*, and delete atomically updates *loc* from *old* to new under the assumption that old is then unlinked from its DS (hence the name). The two functions returns OK if successful; otherwise, returns (ERR cur) where cur is the current value of loc. Since the two functions utilize tagged pointers [Wikipedia 2022] to synchronize with each other, we also provide a non-memento function  $pload_{opt}$  that reads a untagged value from a location loc designated for insert and delete operations.

The API of these operations are different from that of detectable checkpoint and CAS as follows:

- While insert and delete are memento functions, they do not receive a memento id because all necessary information is checkpointed in the DS ds's memory blocks.
- The insert operation's loc parameter does not need to be the same across crashes. Thus, we <u>underline</u> the other parameters (that should be the same across crashes) but not *loc* of insert. This can be used to reduce PM flushes by saving a checkpoint for the location. To exploit this fact, we extend the type system to distinguish stable variables (that is same across crashes) and unstable variables (that may not be the same across crashes), and introduce a rule for unstable variable definition (omitted in §B.5).

#### **B.1.2 Components and Assumptions**

We present the components for insertion and deletion and their assumptions on the DS.

**Location** A location is a 64-bit architecture word, which we split into four categories: 1-bit *persist* (or *dirty*) flag for the *link-and-persist* technique [Wang et al. 2018; David et al. 2018], 8 bits reserved for future purposes, 10-bit user tag, and 45-bit offset. We enforce the invariant for the persist bit that the pointer value is persisted whenever the bit is cleared. Such an invariant is cooperatively maintained by location's three operations: load, insertion, and deletion. The load operation ensures that the returned pointer value is always persisted in the location. We assume the ENCODE and DECODE functions convert a tuple of persist bit and offset with user tag into an 64-bit word and the other way around.

**Memory Block** We assume each memory block has a dedicated 64-bit architecture word, which we call rep1, that describes the memory block that replaces itself as an atomic location's next pointer value. We split 64 bits into two categories: 9-bit thread id, 10-bit user tag, and 45-bit offset. Similarly to detectable CAS (§3.4.3), the thread id 0 is reserved for those blocks that are not replaced yet. We assume the ENCODER and DECODER functions convert a tuple of thread id and offset with user tag into an 64-bit word and the other way around.

**Traversal** As we will see, we checkpoint the insertion of a memory block to a DS in the inserted node's repl field, and for efficiency purposes, we flush such checkpoint to PM only when the block is deleted. Should the system crash, we detect whether a non-checkpointed memory block was inserted before the crash by checking if the block is still in the DS (see §B.1.3 for details). To this end, we require the ability to traverse all the memory blocks in a DS. For instance, an MSQ is traversable from its head by recursively chasing each node's next pointer.

**Memento** The memento of insertion and deletion operations consist of a single timestamp at which an operation was *failed* for the last time.

**Replay Flag** We assume the per-thread variable REPLAY indicates whether the thread is replaying a precrash execution (REPLAY = TRUE) or executing new operations (REPLAY = FALSE). Formally, REPLAYis true if and only if the thread's execution does not yet observe a memento with the timestamp larger than *ts*.time (e.g., **PCAS-SUCC**).

## **B.1.3** Normal Execution

Algorithm 7 presents the load, insertion, and deletion algorithms.

**Load** The pload<sub>opt</sub> operation, which we adopt from David et al. [2018]; Wang et al. [2018], ensures the returned pointer values are always persisted by **①** performing an architecture-provided plain load and decodes the pointer value (L2-L3); **②** if its persist bit is cleared—which implies the pointer value is persisted, then returning the pointer value (L4); otherwise, **③** retrying for a while to read a pointer value without the persist bit being set (L5-L10); and if it fails, **④** flushing *loc* itself (L11); **⑤** trying to clear the persist bit of *loc* by performing a CAS, and if it fails, retrying from the beginning (L12-L14); and **③** returning the pointer value with the persist bit being cleared (L15).

**Insertion** The insert operation receives a location (*loc*), a new pointer value (*new*), the enclosing DS (*ds*), and the memento id mid; and atomically updates *loc* from NULL to *new* in a persistent manner (L17). insert first checks if it is executed in the replay mode (see §B.1.4 for details on replay); otherwise, it **0** atomically updates *loc*'s pointer value from the NULL pointer to the given pointer with the persist bit being set (L30); if it fails, records such a fact to the memento and reports the failure (L36); **2** flushes *loc* (L38); and **3** tries to atomically clear *loc*'s

Alg	<b>gorithm 7</b> Load, Insertion, Deletion, and Helpin	ıg Load	
1:	$\mathbf{function} \; \texttt{pload}_{\scriptscriptstyle opt}(loc)$	43: 1	function delete( <i>loc</i> , <i>old</i> , <i>new</i> , mid)
2:	$old \coloneqq \text{Load}_{\text{pln}}(loc)$	44:	if <i>REPLAY</i> then
3:	$(p_{old}, o_{old}) \coloneqq \texttt{decode}(old)$	45:	$next \coloneqq \text{Load}_{\text{pln}}(\underline{old}.\texttt{repl})$
4:	if $\neg p_{old}$ then return $o_{old}$	46:	$(tid_{new}, o_{new}) \coloneqq \texttt{decodeR}(next)$
5:	$t\coloneqq \mathbf{rdtsc}$	47:	if $\underline{tid} = tid_{new}$ then
6:	$cur\coloneqq  ext{Load}_{ ext{pln}}(loc)$	48:	<b>goto</b> 67
7:	$(p_{cur}, o_{cur}) \coloneqq \texttt{decode}(cur)$	49:	end if
8:	if $\neg p_{cur}$ then return $o_{cur}$	50:	$t_{mmt} \coloneqq \operatorname{Load}_{pln}(mmts[mid].time)$
9:	if $old \neq cur$ then $old \coloneqq cur$ ; goto 3	51:	if $ts.time < t_{mmt}$ then
10:	if rdtsc $< t + PATIENCE$ then go to $6$	52:	$Store_{PLN}(ts.time, t_{mmt})$
11:	flushopt loc	53:	return Err
12:	$old' \coloneqq \texttt{encode}(\texttt{False}, o_{old})$	54:	end if
13:	$r\coloneqq \mathrm{CAS}_{\scriptscriptstyle{\mathrm{PLN}}}(loc,old,old')$	55:	$Store_{PLN}(REPLAY, false)$
14:	if $r$ is (Err $cur$ ) then $old \coloneqq cur$ ; goto 3	56:	end if
15:	return old'	57:	$\underline{new'}\coloneqq \texttt{encodeR}(\underline{tid},\underline{new})$
16:	end function	58:	$r \coloneqq CAS_{pln}(\underline{old.repl}, Null, \underline{new'})$
		59:	if r is (Err cur) then
17:	<b>function</b> $insert(loc, \underline{new}, \underline{ds}, mid)$	60:	$t \coloneqq \mathbf{rdtscp}$
18:	if REPLAY then	61:	$Store_{pln}(mmts[mid].time, t)$
19:	$b_1 \coloneqq \text{Contains}(\underline{ds}, \underline{new})$	62:	flushopt mmts[mid].time; sfence
20:	$b_2 \coloneqq (\text{Load}_{pln}(\underline{new.repl}) \neq \text{Null})$	63:	$Store_{pln}(ts.time, t)$
21:	if $b_1 \lor b_2$ then return OK	64:	$\_ \coloneqq \operatorname{Help}(loc, cur)$
22:	$t_{mmt} \coloneqq Load_{PLN}(\mathit{mmts}[mid].time)$	65:	return Err
23:	if $ts$ .time $< t_{mmt}$ then	66:	end if
24:	$Store_{PLN}(ts.time, t_{mmt})$	67:	flushopt <u>old.repl</u>
25:	return Err	68:	$CAS_{PLN}(\underline{loc}, \underline{old}, \underline{new})$
26:	end if	69:	$DeferFlush(\underline{loc}); Retire(\underline{old})$
27:	$STORE_{PLN}(REPLAY, false)$	70:	return <u>old</u>
28:	end if	71: 0	end function
29:	$new' \coloneqq \text{encode}(\text{True}, \underline{new})$		
30:	$r \coloneqq \mathrm{CAS}_{\mathtt{pln}}(loc, \mathtt{Null}, new')$	72: 1	function Help(loc, old)
31:	if $r$ is Err then	73:	if $old = $ NULL then return (OK $old$ )
32:	$t \coloneqq \mathbf{rdtscp}$	74:	$new \coloneqq \text{Load}_{\text{PLN}}(old.\text{repl})$
33:	$STORE_{PLN}(mmts[mid].time, t)$	75:	$(tid_{new}, o_{new}) \coloneqq \texttt{DECODER}(old)$
34:	flushopt mmts[mid].time; sfence	76:	if $o_{new} = $ NULL then return (OK $old$ )
35:	$STORE_{PLN}(ts.time, t)$	77:	$t \coloneqq \mathbf{rdtsc}$
36:	return Err	78:	$cur \coloneqq \operatorname{Load}_{\operatorname{pln}}(loc)$
37:	end if	79:	if $cur \neq old$ then return (OK $cur$ )
38:	flushopt loc	80:	if rdtsc $< t + PATTENCE$ then go o 77
39:	$new'' := \text{encode}(\text{False}, \underline{new})$	81:	flushopt old.repl
40:	$CAS_{PLN}(loc, new', new'')$	82:	$r \coloneqq CAS_{PLN}(loc, old, o_{new})$
41:	return Ok	83:	return (r is (ERR $e$ ))? (OK $e$ ): (OK $o_{new}$ )
42.	end function	84.	end function

persist bit (L39-L40). It is okay to let the second CAS fail (L40) because it means a concurrent operation should have persisted *loc* and cleared the persist bit.



Figure B.1: Delete operation steps.

**Deletion** The delete operation, illustrated in Fig. B.1, receives a location (*loc*), an old pointer value to a valid memory block (*old*), an new pointer value (*new*), and the memento id (mid); and atomically updates *loc* from *old* to *new* in a persistent manner (L43). delete first checks if it is executed in the replay mode; otherwise, it **0** tries to atomically install *new* annotated with the current thread id to *old*'s repl field (L57-L58); if it fails, helps the completion of concurrent delete operations to guarantee lock freedom, records such a fact to the memento, and reports the failure (L65, see §B.1.5 for details on helping); **2** flushes *old*'s repl field (L67); **3** tries to replace *loc*'s value from *old* to *new*, persists *loc* in a *deferred* manner, and *retires old* (L68-L69); and **3** returns *old* (L70). Here, we retire *old* so that it will be freed once it is no longer accessible from the other threads using safe memory reclamation schemes such as hazard pointers [Michael 2004] and epoch-based reclamation [Fraser 2004]. We also ensure *loc* is flushed at least before *old* is freed using DEFERFLUSH so that *loc* points to a valid memory block even in case of crashes (§3.5.1).

A delete operation is committed when the CAS on *old*'s repl (L58) is persisted, while its effects are applied to *loc* later (L68). It is safe for concurrent operations to see an old value of *loc* even after a new value is committed, as they either would fail or can linearize before the deletion.

### B.1.4 Replay

**Insertion** The replay execution of insertion needs to distinguish the cases when the pre-crash execution is interrupted before or after persisting the first CAS (L30). To this end, we use Attiya et al. [2019]'s *direct tracking* approach: in a replay execution, a block has been inserted to a DS if and only if (1) the block is still contained in the DS (L19); or (2) the block's repl field is populated, which means it is already deleted (L20). If it is not the case, the replay execution reads the timestamp checkpointed in the memento, and if it is more recent than the thread's latest observed timestamp, replays the failure (L23). Otherwise, the operation is being freshly executed, so exits the replay mode and continues (L27).

**Deletion** The replay execution of deletion needs to distinguish the cases when the pre-crash execution is interrupted  $(\ell_1)$  after reporting a failure; or  $(\ell_2)$  before successfully persisting the first CAS (L58); or  $(\ell_3)$  after that. To this end, the replay execution of deletion ① loads and decodes the *old*'s repl, and if its *tid* is the current thread id, then resumes from the normal execution's step **②** (L48); ② reads the timestamp checkpointed in the memento, and if it is more recent than the thread's latest observed timestamp, replays the failure (L51); and ③ otherwise, the operation is being freshly executed, so exits the replay mode and continues the normal execution (L55). For each case, the post-crash replay execution correctly resumes the operation as follows:

- $(f_1)$  Since the operation performed nothing to *old*'s repl, it goes to L51 and replays the failure.
- $(f_2)$  Since the operation performed nothing to *old*'s repl, it goes to L55, exits the replay mode, and continues the operation.

Algorithm 8 Michael-Scott Queue's Enqueue Operation with Volatile Cache Optimization

```
1: function ENQUEUE(q, <u>val</u>, <u>mid</u>)
          let \underline{blk} \coloneqq \mathtt{chkpt}(\lambda.e_{\mathsf{blk}}, \mathtt{mid.blk});
 2:
          loop
 3:
               let tail \coloneqq LOAD_{VOL}(q.tail);
 4:
               let next := LOAD(tail.next);
 5:
 6:
               if next = Null then
                    CAS_{VOL}(q.tail, tail, next);
 7:
                    continue
 8:
               end if
 9:
10:
               let <u>succ</u> := insert(tail.next, <u>blk</u>, q, <u>mid.cas</u>);
11:
               if succ then
                    if \neg REPLAY then CAS<sub>VOL</sub>(q.tail, tail, <u>blk</u>);
12:
                    return
13:
               end if
14:
15:
          end loop
16: end function
      e_{\mathsf{blk}} \stackrel{\triangle}{=} blk \coloneqq \mathsf{palloc}(\langle \mathsf{val} : val ; \mathsf{next} : \mathsf{NULL} \rangle); blk
```

 $(\mathfrak{l}_3)$  Since *new* should contain the current thread id, it goes to L67 and correctly resumes from the normal execution's step **2**.

#### B.1.5 Helping

A delete operation may help an ongoing concurrent delete operation's second CAS. Such a help is essential for lock freedom because the concurrent operation may be committed—have successfully performed the first CAS—while its effects have not been applied to *loc* yet. The HELP operation receives a location (*loc*) and an old pointer value (*old*) and returns a settled value of *loc* by possibly helping the second CAS of ongoing deletions (L72) as follows: it **①** returns *old* if it is the settled value NULL (L73); **②** loads and decodes *old*.rep1 as *new* (L74-L75); **③** returns *old* if rep1 is NULL and thus *old* is settled (L76); **④** tries to read a pointer value for a while (L77-L80); **⑤** flushes *old*.rep1 (L81); **③** tries to update *loc* from *old* to *new*, and regardless of the result, returns the current value of *loc* (L82-L83).

# **B.2** Extending MEMENTO Framework with Advanced Optimizations

We introduce advanced primitive operations and type derivation rules used for the implementation of *MSQ-mmt-O1*, *MSQ-mmt-O2*, and *Clevel-mmt* (§3.5).

### **B.2.1 Volatile Cache Optimization**

**Example: Michael-Scott Queue** To motivate volatile cache optimization, consider Michael-Scott's queue (MSQ) presented in Algorithm 8. For volatile memory, its enqueue operation proceeds as follows:

(1) It allocates a new block with the given value (L2).

- (2) It dereferences the queue's tail pointer and its next block (L4, L5).
- (3) If *next* is occupied, then *tail* is stale, so it tries to advance it and retries the operation (L6).

- (4) Tries to append the new block by a CAS (L10).
- (5) If successful, advances the *tail* pointer and returns (L11). Otherwise, retries the operation.

**Observation** We may transform MSQ for volatile memory to persistent memory by checkpointing all variables including *tail* and *next*. However, the evaluation result for *MSQ-mmt-O0* shows that such an algorithm is slower than hand-tuned detectable versions of MSQ (§3.6). The primary reason is that, as Friedman et al. [2018]; Li and Golab [2021] observed, *tail* does not need to be persistent across crashes because the tail pointer is necessary just to satisfy a simple invariant: it should be reachable from the head pointer. Even if the tail pointer's value is lost due to a crash, we can easily recover a value that satisfies the invariant, e.g., we can re-initialize the tail pointer with the head pointer. We capture this idea with a general *volatile cache* optimization, e.g., placing *tail* in DRAM so that we do not need to persist its writes.

**Primitive Operations** To this end, we can introduce the following operations:

- (1)  $vl \coloneqq ALLOC_{VOL}(\vec{s})$ : it allocates a *volatile location*,  $vl \in VLoc$ , that is semantically distinguished from PM location (PLoc). The allocation is annotated with statements,  $\vec{s}$ , that is executed to initialize the value at vl not only for the first allocation but also for crashes. To capture this in the semantics, machine transitions admit a step that randomly picks a volatile location and re-initialize it with the provided statements.
- (2)  $\text{LOAD}_{\text{VOL}}(vl)$ : loads from the volatile location vl.
- (3)  $CAS_{VOL}(vl, v_1, v_2)$ : tries to atomically update vl from  $v_1$  to  $v_2$ .

As discussed above, we consider q.tail a volatile location and initialize it with statements,  $\vec{s}$ , that returns the queue's head pointer. As such, the tail pointer's invariant—reachable from the head pointer—is always maintained even after crashes. Also, we use volatile location operations accordingly.

**Type Derivation Rules** In the presence of volatile locations, the type system can be generalized as follows.

- *Variable Context*: The type system presented in Fig. 3.2 assumes all variables are *stable*: their values are preserved even after crashes. However, e.g., the queue example's *tail* is unstable in that its value can be changed after crashes. As such, we should distinguish those variables that are stable and those that are unstable (precise definition omitted).
- *Volatile Parameters*: The type system allows deterministically replayed functions to have volatile parameters, e.g., *loc* of INSERT (§B.1).
- Unstable Statements: The type system allows unstable read-write statements on volatile locations (e.g., volatile CASes), but only under the condition that these statements use only those values that are produced in pre-crash executions and retrieved from mementos. For instance, the first volatile CAS's arguments are q.tail, tail, and next, which is directly from the operation's argument (q.tail) or freshly calculated in the latest execution (tail and next). For another instance, even though one of the second volatile CAS's arguments is <u>blk</u>, which may be produced in pre-crash executions and retrieved from mementos, but we execute the CAS only under the condition ¬REPLAY, which means the operation is not replayed and thus freshly executed. As such, even <u>blk</u>'s value is freshly calculated.

The last condition is crucial not to overwrite volatile locations with stale checkpointed values. For instance, suppose blk was already inserted to the queue before crashes and a post-crash execution reaches L12. If it were

successfully executing the CAS and writing blk to the volatile location q.tail, then it may break the tail pointer's invariant because the queue's head pointer may have already passed blk in its linked-list. We prevent such an error by executing the CAS only in the normal execution.

Volatile locations should be used with caution—hence an advanced technique—because we assume they can be re-initialized at arbitrary moments as a machine step. As such, they should be used only as a *cache* of PM with a well-defined invariant (hence the name of the optimization).

**Future Work** We believe our treatment of the volatile cache optimization subsumes the existing use cases of data placement in volatile locations (especially DRAM). We leave as future work recasting persistent index structures [Oukid et al. 2016; Friedman et al. 2018; Li and Golab 2021] and those DSs that *mirror* data in both DRAM and PM [Zuriel et al. 2019; Friedman et al. 2021] to the MEMENTO framework.

#### **B.2.2 Try Loop Optimization**

In porting Clevel [Chen et al. 2020] to our framework, we discover a pattern, which we call *try loop*, that is supported with the **LOOP** rule, but only inefficiently. In a try loop, we iterate over elements and repeatedly execute a memento function until it returns a successful result. There is no preference on the elements and a single successful execution of the function for any element suffices. For instance, Clevel is based on the open hashing scheme in which you may insert a value (memento function) to one of multiple slots (elements). If such a pattern were represented with the composition rules in Fig. 3.2, the **LOOP** rule would checkpoint the index for each iteration, significantly degrading the performance. To optimize such a pattern, we additionally allow the following pattern with a new type derivation rule, **LOOP-TRY** (definition omitted, a straightforward translation of the definition of TRYLOOP):

```
1: function TryLOOP(\underline{i}_{init}, \underline{next}, arg, f, \underline{mid})
```

```
2: if REPLAY then
```

```
3: if СнкртРеек(<u>mid.fail</u>) is (Ок ()) then return Err
```

4: **if** CHKPTPEEK(mid.arg) is (OK arg) and f(arg, mid.f, TRUE) is (OK res) then return (OK res)

```
5: STORE<sub>PLN</sub>(REPLAY, false)
```

```
6: end if
```

```
7: loop
```

```
8: let i \coloneqq \phi(i_{\text{init}}, next(i)); let arg \coloneqq arg(i);
```

```
9: if arg is (Ок arg) then
```

```
10: CHECKPOINT(arg, mid.arg);
```

```
11: if f(arg, \underline{mid.f}) is (OK res) then return (OK res)
```

```
12: else
```

13:

```
Checkpoint((), <u>mid.fail</u>); return Err
```

```
14: end if
```

```
15: end loop
```

```
16: end function
```

In essence, for each index i, the function tries to perform f(arg(i)), and if successful, returns the result (L11); and if the iteration is over (arg(i) = ERR), returns the failure (L13). For detectable recovery, we (1) checkpoint the failure (L13) and replay it in the recovery mode with CHKPTPEEK function that returns the checkpointed value (L3); (2) checkpoint the last argument (L10) and recover it in the recovery mode (L4); (3) execute the memento f (L11) and replay it in the recovery mode (L4); and (4) in the recovery mode, after trying to recover the last execution, begin from the initial index  $(i_{init})$  as if it is normal.



Figure B.2: Multi-threaded throughput of detectable CASes.

### **B.2.3 Invariant-Based Optimization**

As the last optimization, we exploit invariants to optimize *MSQ-mmt-O1* to *MSQ-mmt-O2*. More specifically, we follow Friedman et al. [2018]; Li and Golab [2021] to rely on the invariant that all links from the head pointer to the tail pointer are already persisted.

By exploiting this invariant, we can reduce the number of CASes from two to one for MSQ's enqueue operation. Without the invariant, we employ the *link-and-persist* technique [Wang et al. 2018; David et al. 2018] to guarantee that readers can read only persisted pointer values. However, this technique requires two CASes: the first with marking the *dirty* bit and the second to remove the mark. The two CASes significantly degrade the performance because, after the first CAS, the target cacheline is flushed to the PM hardware so that the second CAS should bring the same cacheline from the PM hardware again. In contrast, with the invariant, we can ensure the same property as follows:

- (1) The enqueue operations writes pointer values without marking the dirty bit using only a single CAS.
- (2) The dequeue operations persist pointer values before using them. But if a pointer value is before the tail pointer, the invariant guarantees that the pointer value is already persisted. Only when the pointer value is beyond the tail pointer, the dequeue operations persist it.

This optimization, however, is not currently captured in our type system: the optimization is based on an invariant on the runtime information, which is beyond the capability of the static type system. But we can incrementally reason about the safety of this invariant-based optimization (at least informally) on top of *MSQ-mmt-O1* whose detectability is statically reasoned about in our type system. Formalizing such an incremental reasoning is left as future work (§3.7).

# **B.3 Full Evaluation Results**

In this section, we report the full experimental results. For a detailed analysis of the results, see §3.6; for the code and script used for the experiments, see the supplementary materials [Cho et al. 2023a].

**Performance of Detectably CAS** Fig. B.2 is the same with Fig. 3.5. See §3.6.2 for an analysis.

**Performance of Detectable List** Fig. B.3 and Fig. B.4 illustrate the performance of lists for read- and updateintensive workloads, respectively. They collectively subsume Fig. 3.6. See §3.6.2 for an analysis.



Figure B.3: Multi-threaded throughput of persistent lists for read intensive.



Figure B.4: Multi-threaded throughput of persistent lists for update intensive.

Performance of Detectable Queue Fig. B.5 is the same with Fig. 3.7. See §3.6.2 for an analysis.

**Performance of Detectable Hash Table** For hash tables, we use the evaluation workloads of a PM hash table evaluation paper [Hu et al. 2021]: "We stress test each hash table with individual operations (insert, positive and negative search, and delete) and mixed workloads. Negative search means searching keys that do not exist." "We initialize hash tables with a capacity that can accommodate 16M key-value pairs." "To measure insert-only performance, we insert 200M records into an empty hash table directly. To measure the performance of the search and delete operation and the mixed workloads, we first initialize the hash table with 200M items (loading phase), then execute 200M operations to perform the measurements (measuring phase)." "We run the experiments with workloads using uniform distribution and skewed distribution (self-similar with a factor of 0.2, which means 80% of accesses focus on 20% of keys)." "We consider fixed-length (8 bytes) keys and values."

Fig. B.6 and Fig. B.7 illustrate the performance of hash tables for uniform and skewed distributions. Fig. B.6 subsumes Fig. 3.8. *Clevel* exhibits a segmentation fault for the balanced workload with 32 threads (hence the blank). See §3.6.2 for an analysis.

# **B.4 Full Core Language Semantics**

The definitions presented in this section subsume those presented in §3.3.1. For a detailed discussion, see §3.3.1. Fig. B.8 presents the core language syntax. Fig. B.9 presents the states used in the core language semantics. Fig. B.10 defines the machine transitions. Fig. B.11 defines the memory transitions. Fig. B.12 defines the thread transitions for non-memento steps. Fig. B.13 defines the thread transitions for memento steps. Here, the shaded area represents persistent data written to PM.

Note that in **LOOP**, we *copy* the register map,  $ts_1$ .regs, for the loop body ( $ts_2$ .regs) loop continuation (in  $\vec{c_2}$ ). We define semantics in this way to ensure a loop body does not modify the variables defined outside of the loop,



Figure B.5: Multi-threaded throughput of persistent queues.



Figure B.6: Multi-threaded throughput of hash tables for uniform distribution.



Figure B.7: Multi-threaded throughput of hash tables for self similar distribution with factor 0.2.

in order to simplify our our theoretical development. This design does not fundamentally limits programmability: given a program, you can perform SSA transformation to ensure that a loop body does not modify the variables defined outside of the loop. Furthermore, we require a loop to explicitly continue with the continue *e* instruction to proceed to the next iteration. That is required to guarantee the loop-dependent variable is properly set.

# **B.5 Full Type System**

Fig. B.14 presents the type system. This definition subsumes Fig. 3.2 and additionally defines read-only

 $\begin{aligned} z \in \mathbb{Z} \quad b \in \mathbb{B} \quad op \in \mathrm{Op} \quad r \in \mathrm{VReg} \stackrel{\triangle}{=} \mathbb{N} \quad l \in \mathrm{PLoc} \stackrel{\triangle}{=} \mathbb{N} \\ f \in \mathrm{FnId} \quad \delta \in \mathrm{Env} \stackrel{\triangle}{=} \mathrm{FnId} \rightharpoonup (\overrightarrow{\mathrm{VReg}} \times \overrightarrow{\mathrm{Stmt}}) \quad lab \in \mathrm{Label} \quad mid \in \overrightarrow{\mathrm{Label}} \end{aligned}$ 

Figure B.8: Core language syntax.

loop context	$c \in \operatorname{Cont} ::= \operatorname{loopCont}(\sigma, r, \overrightarrow{s_b}, \overrightarrow{s_{cont}})$
function context	$\mid \texttt{fnCont}(\sigma, r, \vec{s})$
checkpoint context	$  \text{ chkptCont}(\sigma, r, \vec{s}, mid)$

$$t \in \text{Time} \stackrel{\triangle}{=} \mathbb{N} \qquad tid \in \text{TId} \stackrel{\triangle}{=} \mathbb{N}$$
  

$$\sigma \in \text{VRegMap} \stackrel{\triangle}{=} \text{VReg} \rightarrow \text{Val} \qquad ts \in \text{TState} \stackrel{\triangle}{=} \langle \text{regs} : \text{VRegMap}; \text{time}: \text{Time} \rangle$$
  

$$mmts \in \text{Mmts} \stackrel{\triangle}{=} \overrightarrow{\text{Label}} \rightarrow \langle \text{val}: \text{Val}; \text{time}: \text{Time} \rangle$$
  

$$T \in \text{Thread} \stackrel{\triangle}{=} \overrightarrow{\text{Stmt}} \times \overrightarrow{\text{Cont}} \times \text{TState} \times \text{Mmts}$$
  

$$ev \in \text{Event} ::= \mathbb{R}(l, v) \mid \mathbb{U}(l, v_{\text{old}}, v_{\text{new}}) \qquad tr \in \overrightarrow{\text{Event}}$$
  

$$\text{mem} \in \text{Mem} \stackrel{\triangle}{=} \text{PLoc} \rightarrow \text{Val} \qquad M \in \text{Machine} \stackrel{\triangle}{=} \overrightarrow{\text{Thread}} \times \text{Mem}$$

Figure B.9: Core language semantics: states.

statement judgment of the form  $\Delta \vdash_{\mathsf{RO}} \vec{s}$ . For a detailed discussion, see §3.3.2.

# **B.6** Proof of the Detectability Theorem

We prove the detectability theorem (Theorem 3.3.1).

# **B.6.1** Transitions

DEFINITION B.6.1 (REFLEXIVE TRANSITIVE CLOSURE WITH CONCATENATED TRACES). Let  $\stackrel{tr}{\hookrightarrow}$  be a relation over a trace. We define  $\stackrel{tr}{\hookrightarrow}^*$  be the reflexive transitive closure of  $\stackrel{tr}{\hookrightarrow}$  with concatenated traces.

For instance, if  $A \stackrel{tr_1}{\hookrightarrow} B$  and  $B \stackrel{tr_2}{\hookrightarrow} C$ , then we have  $A \stackrel{tr}{\hookrightarrow} C$  where  $tr = tr_1 + tr_2$ .

 $ts_{init} \stackrel{\triangle}{=} \langle regs = \{ mid \mapsto [] \}; time = 0 \rangle$ 

 $mmts_{init} \stackrel{\triangle}{=} \{mid \mapsto \langle Val = (); time = 0 \rangle \mid mid \in \overrightarrow{Label} \}$ 

$$\mathsf{mem}_{\mathsf{init}} \stackrel{\triangle}{=} \{l \mapsto () \mid l \in \mathsf{PLoc}\}$$

 $init([\delta] \overrightarrow{s_1} || \dots || \overrightarrow{s_n}) \stackrel{\triangle}{=} \langle \lambda tid \in [1..n]. \langle \overrightarrow{s_{tid}}, [], ts_{\mathsf{init}}, \underline{mmts_{\mathsf{init}}} \rangle, \mathsf{mem_{\mathsf{init}}} \rangle$ 

#### (MACHINE-STEP)

 $\frac{\mathcal{T}_{1}[tid] = (\vec{s_{1}}, \vec{c_{1}}, ts_{1}, mmts_{1})}{\mathcal{T}_{2} = \mathcal{T}_{1}[tid \mapsto (\vec{s_{2}}, \vec{c_{2}}, ts_{2}, mmts_{2})]} \qquad (\text{MACHINE-CRASH})$   $\frac{\mathcal{T}_{1}[tid] = (\vec{s_{1}}, \vec{c_{1}}, ts_{1}, mmts_{1} \xrightarrow{tr}_{p,\delta} \vec{s_{2}}, \vec{c_{2}}, ts_{2}, mmts_{2})}{\vec{s_{1}}, \vec{c_{1}}, ts_{1}, mmts_{1} \xrightarrow{tr}_{p,\delta} \vec{s_{2}}, \vec{c_{2}}, ts_{2}, mmts_{2}} \qquad \mathcal{T}_{1}[tid] = (\vec{s_{1}}, \vec{c_{1}}, ts_{1}, mmts_{1}) \\
\frac{mem_{1} \xrightarrow{tr}}{mem_{2}} \qquad \mathcal{T}_{2} = \mathcal{T}_{1}[tid \mapsto (\vec{p}.s_{tid}, [], ts_{init}, mmts_{1})]}{(\mathcal{T}_{1}, mem_{1}) \xrightarrow{tr}|_{p} (\mathcal{T}_{2}, mem_{2})} \qquad \mathcal{T}_{2} = \mathcal{T}_{1}[tid \mapsto (\vec{p}.s_{tid}, [], ts_{init}, mmts_{1})]}{(\mathcal{T}_{1}, mem_{1}) \xrightarrow{tr}|_{p} (\mathcal{T}_{2}, mem_{2})}$ 

Figure B.10: Core language semantics: machine transitions.





DEFINITION B.6.2 (TRANSITIVE CLOSURE WITH CONCATENATED TRACES). Let  $\stackrel{tr}{\hookrightarrow}$  be a relation over a trace. We define  $\stackrel{tr}{\hookrightarrow}^+$  be the transitive closure of  $\stackrel{tr}{\hookrightarrow}$  with concatenated traces.

# B.6.2 Lifting

DEFINITION B.6.3 (SEQUENCE WITH CONTINUATIONS). We define sequence of statements with continuations,  $(\vec{s}, \vec{c}) + \vec{s_{\alpha}}$ , as follows:

LEMMA B.6.4 (Sequence Lifting). For all  $\delta$ , tr,  $\vec{s_1}$ ,  $\vec{s_2}$ ,  $\vec{s}$ ,  $ts_1 ts_2$ ,  $mmts_1$ ,  $mmts_2$ , we have:

$$\vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr} \delta \vec{s_2}, \vec{c_2}, ts_2, mmts_2$$

$$\implies \exists \vec{s_{m1}}, \vec{s_{m2}}, \vec{c_{m1}}, \vec{c_{m2}}.$$

$$\vec{s_{m1}}, \vec{c_{m1}}, ts_1, mmts_1 \xrightarrow{tr} \delta \vec{s_{m2}}, \vec{c_{m2}}, ts_2, mmts_2$$

$$\land (\vec{s_{m1}}, \vec{c_{m1}}) = (\vec{s_1}, \vec{c_1}) + \vec{s}$$

$$\land (\vec{s_{m2}}, \vec{c_{m2}}) = (\vec{s_2}, \vec{c_2}) + \vec{s}.$$

 $\text{Loops}(\overrightarrow{c_{\text{loops}}}) \stackrel{\triangle}{=} \forall c \in \overrightarrow{c_{\text{loops}}}, \exists \sigma, r, \overrightarrow{s_{\text{b}}}, \overrightarrow{s_{\text{cont}}}, c = \text{loopCont}(\sigma, r, \overrightarrow{s_{\text{b}}}, \overrightarrow{s_{\text{cont}}})$ 

 $ts_1.regs(e) = v$  ev = R(l, v)

 $ts_2 = ts_1[regs \mapsto ts_1.regs[r \mapsto l]]$ 

 $\overline{(r \coloneqq \texttt{palloc}(e)) :: \vec{s}, \vec{c}, ts_1, mmts}$ 

 $\vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{[ev]} \delta \vec{s_2}, \vec{c_2}, ts_2, mmts_2$ 

(PALLOC)

(PLOAD)  
$$ts_1.regs(e) = l$$
  $ev = R(l, v)$ 

 $ts_2 = ts_1[\mathsf{regs} \mapsto ts_1.\mathsf{regs}[r \mapsto v]]$  $(r \coloneqq \mathsf{pload}(e)) :: \vec{s}, \vec{c}, ts_1, mmts$  $\xrightarrow{[ev]}{\delta}$   $\overrightarrow{s}$ ,  $\overrightarrow{c}$ ,  $ts_2$ , mmts

(BREAK)

(LOOP)

$ts_1.regs(e) = v$	$ts_2 = ts_1$	$regs \mapsto ts_1.regs[r \mapsto v]$
$\overrightarrow{c_2} = \texttt{loop}$	Cont(ts.regs)	$\vec{s}, r, \vec{s}, \vec{s_{\text{cont}}}) :: \vec{c_1}$
(loop r	$e \overrightarrow{s}) :: \overrightarrow{s_{cont}}$	$(, \vec{c_1}, ts_1, mmts)$
	$\xrightarrow{\square}_{\delta} \vec{s}$	$\vec{c_2}, \vec{c_2}, ts_2, mmts$

 $ts_2 = ts_1 \left[ \mathsf{regs} \mapsto \sigma \right]$ 

 $\overrightarrow{c_1} = \texttt{loopCont}(\sigma, r, \overrightarrow{s_b}, \overrightarrow{s_{\texttt{cont}}}) :: \overrightarrow{c_2}$  $(break) :: \overrightarrow{s}, \overrightarrow{c_1}, ts_1, mmts$ 

 $\xrightarrow{\square}_{\delta}$   $\overrightarrow{s_{\text{cont}}}$ ,  $\overrightarrow{c_2}$ ,  $ts_2$ , mmts

$$ts_1.\operatorname{regs}(e) = v$$

$$\frac{ts_2 = ts_1[\operatorname{regs} \mapsto ts_1.\operatorname{regs}[r \mapsto v]]}{(r \coloneqq e) :: \vec{s}, \vec{c}, ts_1, mmts}$$

$$\stackrel{\square}{\longrightarrow}_{\delta} \vec{s}, \vec{c}, ts_2, mmts$$

(BRANCH)

ts.regs(e) = v $\vec{s}_{d} = \text{if } v \text{ then } \vec{s}_{t} \text{ else } \vec{s}_{f}$  $(if (e) \vec{s}_{t} \vec{s}_{f}) :: \vec{s}, \vec{c}, ts, mmts$  $\underset{c}{\square}_{s} \vec{s}_{t} :: \vec{s} \to \cdot$  $\stackrel{[]}{\longrightarrow}_{\delta} \vec{s_{d}} + \vec{s}, \vec{c}, ts, mmts$ 

(CONTINUE)

(ASSIGN)

 $ts_1.regs(e) = v$   $ts_2 = ts_1 \left[ regs \mapsto \sigma[r \mapsto v] \right]$  $\overrightarrow{c} = \texttt{loopCont}(\sigma, r, \overrightarrow{s_{\mathsf{b}}}, \overrightarrow{s_{\mathsf{cont}}}) :: \overrightarrow{c_{\mathsf{rem}}}$  $(\texttt{continue } e) :: \vec{s}, \vec{c}, ts_1, mmts$  $\xrightarrow{[]}{\rightarrow_{\delta}} \vec{s_{b}}, \vec{c}, ts_{2}, mmts$ 

(CALL)

 $\xrightarrow{[ev]}{\delta} \vec{s}, \vec{c}, ts_2, mmts$ 

 $ts.\mathsf{regs}(\overrightarrow{e}) = \overrightarrow{v} \qquad \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f})$  $ts_2 = ts_1 \left[ \mathsf{regs} \mapsto \sqcup_i [prms_i \mapsto v_i] \right]$  $\vec{c_2} = \texttt{fnCont}(ts_1.\mathsf{regs}, r, \vec{s}) :: \vec{c_1}$  $(r \coloneqq f(\vec{e})) :: \vec{s}, \vec{c_1}, ts_1, mmts$  $\xrightarrow{\square}_{\delta}$   $\overrightarrow{s_f}$ ,  $\overrightarrow{c_2}$ ,  $ts_2$ , mmts

(RETURN)

ts.regs(e) = v  $ts_2 = ts_1 \left[ regs \mapsto \sigma[r \mapsto v] \right]$  $\overrightarrow{c_1} = \overrightarrow{c_{\text{loops}}} + [\texttt{fnCont}(\overrightarrow{\sigma}, r, \overrightarrow{s_2})] + \overrightarrow{c_2}$  $Loops(\overrightarrow{c_{loops}})$  $(\texttt{return } e) :: \vec{s_1}, \vec{c_1}, ts_1, mmts$ 

 $\xrightarrow{[]}{\rightarrow}_{\delta}$   $\overrightarrow{s_2}$ ,  $\overrightarrow{c_2}$ ,  $ts_2$ , mmts

Figure B.12: Core language semantics: thread transitions (non-memento steps).

PROOF SKETCH. Straightforward by induction on the transitions.

LEMMA B.6.5 (CONTINUATION LIFTING). For all  $\delta$ , tr,  $\vec{s_1}$ ,  $\vec{s_2}$ ,  $\vec{c_1}$ ,  $\vec{c_2}$ ,  $\vec{c_{\alpha}}$ ,  $ts_1 ts_2$ ,  $mmts_1$ ,  $mmts_2$ , we have:

$$\vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr_{\alpha}} \vec{s_2}, \vec{c_2}, ts_2, mmts_2$$
$$\implies \vec{s_1}, \vec{c_1} + \vec{c_{\alpha}}, ts_1, mmts_1 \xrightarrow{tr/\vec{c_{\alpha}}} ^*_{\delta} \vec{s_2}, \vec{c_2} + \vec{c_{\alpha}}, ts_2, mmts_2.$$

PROOF SKETCH. Straightforward from the definition.

DEFINITION B.6.6 (MEMENTO ID EXPANSION). For  $mid_{sfx} \in \overrightarrow{Label}$  and  $labs \subseteq Label$ , we define the memento id expansion,  $\mu(mid_{pfx}, labs)$ , as follows:

 $\mu(\operatorname{mid}_{\mathsf{pfx}}, \operatorname{labs}) \stackrel{\triangle}{=} \{\operatorname{mid} \in \overrightarrow{\operatorname{Label}} \mid \exists \operatorname{lab} \in \operatorname{labs}, \operatorname{mid}_{\mathsf{sfx}}. \operatorname{mid} = \operatorname{mid}_{\mathsf{pfx}} + [\operatorname{lab}] + \operatorname{mid}_{\mathsf{sfx}} \} \ .$ 

$$(CHKPT-CALL)$$

$$(CHKPT-CALL)$$

$$ts.regs(e_{mid}) = mid$$

$$mmts[mid] = \left\langle \begin{array}{c} \mathsf{val} \mapsto v_{mmt}, \\ \mathsf{time} \mapsto t_{mmt} \end{array} \right\rangle$$

$$t_{mmt} \leq ts.\mathsf{time}$$

$$\overline{c_2} = \mathsf{chkptCont}(ts.regs, r, \vec{s}, mid) :: \vec{c_1}$$

$$(r := \mathsf{chkpt}(\vec{s_c}, e_{mid})) :: \vec{s}, \vec{c_1}, ts, mmts$$

$$\underline{\Box}_{\delta} \quad \vec{s_c}, \vec{c_2}, ts, mmts$$

$$(CHKPT-REPLAY)$$

(CHERT-DETURN)

$$ts.\operatorname{regs}(e_{\operatorname{mid}}) = mid$$

$$mmts[mid] = \left\langle \begin{array}{c} \operatorname{val} \mapsto v_{\operatorname{mmt}}, \\ \operatorname{time} \mapsto t_{\operatorname{mmt}} \end{array} \right\rangle \quad ts_1.\operatorname{time} < t_{\operatorname{mmt}} \quad ts_2 = \left\langle \begin{array}{c} \operatorname{regs} \mapsto ts_1.\operatorname{regs}[r \mapsto v_{\operatorname{mmt}}], \\ \operatorname{time} \mapsto t_{\operatorname{mmt}} \end{array} \right\rangle$$

$$(r \coloneqq \operatorname{chkpt}(\_, e_{\operatorname{mid}})) :: \vec{s}, \vec{c}, ts_1, mmts$$

$$\stackrel{\square}{\longrightarrow}_{\delta} \quad \vec{s}, \vec{c}, ts_2, mmts$$

(PCAS-FAIL)

$$\begin{split} ts_1.\mathsf{regs}(e_\mathsf{loc}) &= l\\ ts_1.\mathsf{regs}(e_\mathsf{old}) &= v_\mathsf{old}\\ ts_1.\mathsf{regs}(e_\mathsf{mid}) &= mid\\ ev &= \mathsf{R}(l,v) \quad v \neq v_\mathsf{old} \quad v_r = (\mathsf{false},v) \end{split}$$

 $mmts_1[mid] = \left\langle \begin{array}{c} \mathsf{val} \mapsto v_{\mathsf{mmt}}, \\ \mathsf{time} \mapsto t_{\mathsf{mmt}} \end{array} \right\rangle$ 

 $t_{mmt} \leq ts_1.time < t$   $ts_2 = \left\langle \begin{array}{c} t_{mmt} \leq ts_1.time < t \\ \text{regs} \mapsto ts_1.regs[r \mapsto v_r], \\ \text{time} \mapsto t \end{array} \right\rangle$   $mmts_2 = mmts_1 \left[ mid \mapsto \left\langle \begin{array}{c} \mathsf{val} \mapsto v_r, \\ \mathsf{time} \mapsto t \end{array} \right\rangle \right]$ 

 $(r \coloneqq \mathsf{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, e_{\mathsf{mid}})) :: \vec{s}, \vec{c}, ts_1, mmts_1$ 

 $\xrightarrow{[ev]}_{\delta}$   $\overrightarrow{s}$ ,  $\overrightarrow{c}$ ,  $ts_2$ ,  $mmts_2$ 

(PCAS-SUCC)

$$ts_{1}.\operatorname{regs}(e_{\operatorname{loc}}) = l$$

$$ts_{1}.\operatorname{regs}(e_{\operatorname{old}}) = v_{\operatorname{old}}$$

$$ts_{1}.\operatorname{regs}(e_{\operatorname{new}}) = v_{\operatorname{new}}$$

$$ts_{1}.\operatorname{regs}(e_{\operatorname{mid}}) = mid$$

$$ev = U(l, v_{\operatorname{old}}, v_{\operatorname{new}}) \quad v_{r} = (\operatorname{TRUE}, v_{\operatorname{old}})$$

$$mmts_{1}[mid] = \left\langle \begin{array}{c} \operatorname{val} \mapsto v_{\operatorname{mmt}}, \\ \operatorname{time} \mapsto t_{\operatorname{mmt}} \end{array} \right\rangle$$

$$ts_{2} = \left\langle \begin{array}{c} \operatorname{regs} \mapsto ts_{1}.\operatorname{regs}[r \mapsto v_{r}], \\ \operatorname{time} \mapsto t \end{array} \right\rangle$$

$$mmts_{2} = mmts_{1} \left[ mid \mapsto \left\langle \begin{array}{c} \operatorname{val} \mapsto v_{r}, \\ \operatorname{time} \mapsto t \end{array} \right\rangle$$

 $(r := \operatorname{pcas}(e_{\operatorname{loc}}, e_{\operatorname{old}}, e_{\operatorname{new}}, e_{\operatorname{mid}})) :: \vec{s}, \vec{c}, ts_1, mmts_1$  $\xrightarrow{[ev]}{\longrightarrow} \delta \quad \vec{s}, \vec{c}, ts_2, mmts_2$ 

(PCAS-REPLAY)

$$ts_{1}.\mathsf{regs}(e_{\mathsf{mid}}) = mid$$

$$mmts[mid] = \left\langle \begin{array}{c} \mathsf{val} \mapsto v_{\mathsf{mmt}}, \\ \mathsf{time} \mapsto t_{\mathsf{mmt}} \end{array} \right\rangle \quad ts_{1}.\mathsf{time} < t_{\mathsf{mmt}} \quad ts_{2} = ts_{1} \begin{bmatrix} \mathsf{regs} \mapsto ts_{1}.\mathsf{regs}[r \mapsto v_{\mathsf{mmt}}], \\ \mathsf{time} \mapsto t_{\mathsf{mmt}} \end{bmatrix}$$

$$(r \coloneqq \mathsf{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, e_{\mathsf{mid}})) :: \vec{s}, \vec{c}, ts_{1}, mmts$$

$$\overset{\square}{\longrightarrow}_{\delta} \vec{s}, \vec{c}, ts_{2}, mmts$$

Figure B.13: Core language semantics: thread transitions (memento steps).

Lemma B.6.7 (Memento Lifting). For all  $\Delta, \delta, labs, tr, \vec{s}, \vec{s_{\omega}}, ts, ts_{\omega}, \vec{c_{\omega}}, mmts, mmts_{\omega}$ ,

$labs \in \mathcal{P}( ext{Lab})$ $\Delta \in  ext{EnvTyp}$	bel) FnType ::= $RC$ e $\stackrel{\triangle}{=}$ FnId $\rightarrow$ FnType	$P \mid RW$	$\vdash \delta : \Delta$	$\Delta \vdash_{labs_{tid}} \vec{s}$ $\vdash [\delta] \vec{s_1} \parallel \dots$	$\overrightarrow{tid}  \text{for each } tid$
$(env$ $\vdash \delta : \Delta \qquad$	-εмрту) (ενν-ro 	b) $\delta: \Delta  \Delta \vdash_{RO} \vec{s}$ $\rightarrow (\vec{prms}, \vec{s})]: \Delta[f +$	(env)	$ \begin{array}{l} \textbf{v-Rw)} \\ \vdash \delta : \Delta \\ \hline \overrightarrow{prms_{all}} = \overrightarrow{pr} \\ f \mapsto (\overrightarrow{prms_{all}}, \end{array} $	$\frac{\Delta \vdash_{labs} \vec{s}}{\vec{ms} + \{mid\}}$ $\vec{s})] : \Delta[f \mapsto RW]$
	(емрту)	(ASSIGN)	(CAS)		
$\Delta \vdash_{labs} \vec{s}$	$\overline{\Delta \vdash_{\emptyset} []}$	$\overline{\Delta \vdash_{\emptyset} [r \coloneqq e]}$	$\Delta \vdash_{\{lab\}} [n$	$r \coloneqq \texttt{pcas}(e_{I}, e_{I})$	$[b, e_{\sf n}, {\sf mid}. lab)]$
		(SEO)			
(снкрт)		$\widetilde{labs_1} \cap la$	$bs_{r} = \emptyset$	(IF-THEN-E	lse)
	$\Delta \vdash_{RO} \vec{s}$	$\Delta \vdash_{labs_{I}} \vec{s_{I}}$	$\Delta \vdash_{labs_{r}} \vec{s_{r}}$	$\Delta \vdash_{labs_{t}} \vec{s}_{t}$	$\Delta \vdash_{labs_{f}} \vec{s_{f}}$
$\Delta \vdash_{\{lab\}} [r \coloneqq$	$= \texttt{chkpt}(\vec{s}, \texttt{mid}.lab)]$	$\Delta \vdash_{labs_{I} \uplus labs}$	$\vec{s_1} + \vec{s_r}$	$\overline{\Delta \vdash_{labs_{t} \cup lab}}$	$s_{f}$ [if (e) $\vec{s}_{t} \vec{s}_{f}$ ]
(LOOP-SIMPLE)	(LOOP)				(CONTINUE)
$\Delta \vdash_{labs} \vec{s}$		$\Delta \vdash_{labs} \overline{s} = le$	$ab \notin labs$		
$\Delta \vdash_{labs} [\texttt{loop}\_()]$	$\vec{s} ] \qquad \Delta \vdash_{\{lab\} \uplus labs} [1]$	$\operatorname{oop} r \ e \ ((r \coloneqq \operatorname{chkpt}))$	([return  r], mid. l)	$ab))::\vec{s})]$	$\Delta \vdash_{\emptyset} [\texttt{continue} \ e]$
(BREA	к) (са			(RETURN	1)
$\overline{\Delta\vdash_{\emptyset}}$	$[break]$ $\Delta \vdash$	$\Delta(f) = RW$ $-\{lab\} [r := f(\vec{e} + \cdot)]$	[mid.lab})]	$\overline{\Delta \vdash_{\emptyset} [\texttt{re}}$	eturn e]
	(EMPTY) (ASSIC	GN) (LO	AD)	(ALLO	oc)
$\Delta \vdash_{RO} \vec{s}$	$\frac{1}{\Delta \vdash_{RO} []} \qquad \frac{1}{\Delta \vdash_{RO} []}$	$D$ $[r \coloneqq e]$ $\Delta$	${RO}[r \coloneqq pload(e)]$	$\Delta \vdash_{R}$	$r \coloneqq \texttt{palloc}(e)$
(LOOP)	(continue)	(BREAK)	(CALL)		(RETURN)
$\Delta \vdash_{RO} \acute{s}$			$\Delta(f$	r = RO	
$\Delta \vdash_{RO} [\texttt{loop} \ r \ e \ \vec{s}]$	] $\Delta \vdash_{RO} [continu]$	$e e ] \qquad \Delta \vdash_{RO} [br$	$\texttt{reak}] \qquad \Delta \vdash_{RO}$	$[r \coloneqq f(\vec{e})]$	$\Delta \vdash_{RO} [\texttt{return } e]$
	(SEQ)		(IF-THEN-EL	se)	
	$\Delta \vdash_{RO} \vec{s} \land \Delta \vdash$	RO $\vec{s_r}$	$\Delta \vdash_{RO} \vec{s_t} \Delta$	$\Delta \vdash_{RO} \overrightarrow{s_{f}}$	
	$\Delta \vdash_{RO} \vec{s_{I}} +\!$	$\overrightarrow{s_{r}}$	$\Delta \vdash_{RO} [\texttt{if} ( e$	$e) \overrightarrow{s_t} \overrightarrow{s_f}]$	

(PROGRAM)

Figure B.14: Type system.

 $\textit{Let mid}_{pfx} = \textit{ts.regs(mid)} \textit{ and mids} = \mu(\textit{mid}_{pfx},\textit{labs}).$ 

We have:

$$\begin{split} &\Delta \vdash_{labs} \vec{s} \\ \Longrightarrow \vec{s}, [], ts, mmts \xrightarrow{tr}^{*}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega} \\ \Longrightarrow \vec{s}, [], ts, mmts|_{mids} \xrightarrow{tr}^{*}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}|_{mids} \\ &\wedge mmts|_{mids^{c}} = mmts_{\omega}|_{mids^{c}} \\ &\wedge \forall mmts_{\alpha}, \vec{s}, [], ts, mmts|_{mids} \uplus mmts_{\alpha}|_{mids^{c}} \xrightarrow{tr}^{*}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}|_{mids} \uplus mmts_{\alpha}|_{mids^{c}} \end{split}$$

PROOF SKETCH. We define the type system in such a way that typed statements only access those mementos referenced by labs. Such an intention is formalized in this lemma.

# **B.6.3 Control Construct Cases**

LEMMA B.6.8 (SEQUENCE CASES). For all  $\delta$ , tr,  $\vec{s_1}$ ,  $\vec{s_r}$ ,  $\vec{s_c}$ ,  $\vec{s_{\omega}}$ ,  $\vec{c}$ ,  $\vec{c_c}$ ,  $\vec{c_{\omega}}$ , ts,  $ts_{\omega}$ , mmts,  $mmts_{\omega}$ , e, We have:

$$\vec{s}_{1} \leftrightarrow \vec{s}_{r}, [], ts, mmts \xrightarrow{tr}^{*}_{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}$$

$$\implies seq-left-ongoing : (\exists \vec{s}_{m}, \vec{c}_{m}.$$

$$\vec{s}_{1}, [], ts, mmts \xrightarrow{tr}^{*}_{\delta} \vec{s}_{m}, \vec{c}_{m}, ts_{\omega}, mmts_{\omega} \land (\vec{s}_{\omega}, \vec{c}_{\omega}) = (\vec{s}_{m}, \vec{c}_{m}) \leftrightarrow \vec{s}_{r} \land (\vec{s}_{m}, \vec{c}_{m}) \neq ([], []))$$

$$\lor seq-left-done : (\exists tr_{1}, tr_{2}, ts_{1}, mmts_{1}. tr = tr_{1} \leftrightarrow tr_{2} \land$$

$$\vec{s}_{1}, [], ts, mmts \xrightarrow{tr_{1}}^{*}_{\delta} [], [], ts_{1}, mmts_{1} \land \vec{s}_{r}, [], ts_{1}, mmts_{1} \xrightarrow{tr_{2}}^{*}_{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}).$$

PROOF SKETCH. The lemma says that an execution of a sequential composition of statements,  $\vec{s_1}$  and  $\vec{s_r}$ , either does not finish the execution of  $\vec{s_1}$  or finishes  $\vec{s_1}$  and continues on  $\vec{s_r}$ . Straightforward induction on the structure of  $\vec{s_1}$ .

DEFINITION B.6.9 (THREAD TRANSITION WITH BASE CONTINUATIONS). We define thread transition with base continuations,  $\vec{c_{\alpha}}$ , as follows:

$$\vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr/\vec{c_a}} \vec{s_2}, \vec{c_2}, ts_2, mmts_2$$
$$\stackrel{\triangle}{=} \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr} \vec{s_2}, \vec{c_2}, ts_2, mmts_2 \land (\exists \vec{c_{\mathsf{pfx}}}, \vec{c_2} = \vec{c_{\mathsf{pfx}}} + \vec{c_a})$$

As a special case, we have  $\xrightarrow{tr}_{\delta} = \xrightarrow{tr/[]}_{\delta}$ .

LEMMA B.6.10 (LOOP CASES). For any  $tr, \vec{s}, ts, mmts, \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}, \sigma, r,$ Let  $\vec{c} = [\texttt{loopCont}(\sigma, r, \vec{s}, [])].$ We have:

$$\vec{s}, \vec{c}, ts, mmts \xrightarrow{tr}^* \vec{s}, \vec{\omega}, ts_{\omega}, mmts_{\omega}$$

$$\implies \textbf{LOOP-ONGOING} : (\vec{s}, \vec{c}, ts, mmts \xrightarrow{tr/\vec{c}}^* \vec{s}, \vec{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega})$$

$$\lor \textbf{LOOP-DONE} : (\vec{s}, \vec{c}, ts, mmts \xrightarrow{tr/\vec{c}}^* (\texttt{break}) ::: \vec{s}_r, \vec{c}, ts_r, mmts_{\omega} \land \vec{s}_{\omega} = [] \land \vec{c}_{\omega} = [] \land ts_{\omega} = \langle \texttt{regs} : \sigma; \texttt{time} : ts_r.\texttt{time} \rangle).$$

PROOF SKETCH. Straightforward by induction on the transitions.

LEMMA B.6.11 (FIRST LOOP ITERATION). For any  $tr, \vec{s}, ts, mmts, \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}, \sigma, r,$ Let  $\vec{c} = [\texttt{loopCont}(\sigma, r, \vec{s}, [])].$ We have:

PROOF SKETCH. Straightforward by induction on the transitions.

LEMMA B.6.12 (LAST LOOP ITERATION). For any  $tr, \vec{s}, ts, mmts, \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}, \sigma, r$ , Let  $\vec{c} = [\texttt{loopCont}(\sigma, r, \vec{s}, [])]$ . We have:

$$\vec{s}, \vec{c}, ts, mmts \xrightarrow{tr/\vec{c}}_{\delta}^{*} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$$

$$\implies \exists ts_{1}, mmts_{1}, \vec{c_{pfx}}, tr_{1}, tr_{2}.$$

$$tr = tr_{1} \leftrightarrow tr_{2} \land$$

$$(\textbf{LAST-FIRST} : ((ts, mmts) = (ts_{1}, mmts_{1}) \land tr_{1} = []) \lor$$

$$\textbf{LAST-CONT} : (\exists e, \vec{s_{r}}, ts_{r}. \vec{s}, \vec{c}, ts, mmts \xrightarrow{tr_{1}/\vec{c}}_{\delta}^{*} (\texttt{continue } e) ::: \vec{s_{r}}, \vec{c}, ts_{r}, mmts_{1} \land$$

$$ts_{1} = \langle \texttt{regs} : \sigma[r \mapsto ts_{r}.\texttt{regs}(e)]; \texttt{time} : ts_{r}.\texttt{time} \rangle)) \land$$

$$\vec{c_{\omega}} = \vec{c_{pfx}} \leftrightarrow \vec{c} \land \vec{s}, [], ts_{1}, mmts_{1} \xrightarrow{tr_{2}}_{\delta}^{*} \vec{s_{\omega}}, \vec{c_{pfx}}, ts_{\omega}, mmts_{\omega}.$$

PROOF SKETCH. Straightforward by induction on the transitions.

LEMMA B.6.13 (FUNCTION AND CHECKPOINT CASES). For any  $\delta$ , tr,  $\vec{s}$ ,  $\vec{c}$ ,  $\vec{c}\omega$ , ts,  $ts_{\omega}$ , mmts,  $mmts_{\omega}$ , Let  $\vec{c} = [c_{hd}]$ . We have:

$$((\exists \sigma, r, mid. c_{hd} = chkptCont(\sigma, r, [], mid)) \lor c_{hd} = fnCont(\sigma, r, []))$$

$$\implies \vec{s}, \vec{c}, ts, mmts \xrightarrow{tr}^*_{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}$$

$$\implies CALL-ONGOING : (\exists \vec{c}_{pfx}. \vec{c}_{\omega} = \vec{c}_{pfx} + \vec{c} \land \vec{s}, [], ts, mmts \xrightarrow{tr}^*_{\delta} \vec{s}_{\omega}, \vec{c}_{pfx}, ts_{\omega}, mmts_{\omega}) \lor$$

$$CALL-DONE : (\exists \vec{s}_{r}, \vec{c}_{r}, ts_{r}, mmts_{r}, e.$$

$$\vec{s}, [], ts, mmts \xrightarrow{tr}^*_{\delta} (return e) :: \vec{s}_{r}, \vec{c}_{r}, ts_{r}, mmts_{r} \land$$

$$(return e) :: \vec{s}_{r}, \vec{c}_{r} + \vec{c}, ts_{r}, mmts_{r} \xrightarrow{l}_{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega} \land$$

$$\vec{s}_{\omega} = [] \land \vec{c}_{\omega} = []).$$

PROOF SKETCH. Straightforward by induction on the transitions.

		(refine-both)	(REFINE-READ)	
ton ton	(REFINE-EMPTY)	$tr_1 \sim tr_2$	$tr_1 \sim tr_2$	
$\iota r_1 \sim \iota r_2$	$\boxed{   \sim   }$	$\overline{tr_1 + [ev] \sim tr_2 + [ev]}$	$\overline{tr_1 \sim tr_2 + [R(l, v)]}$	

Figure B.15: Refinement rule of two traces.

# **B.6.4** Semantics and Type System Properties

LEMMA B.6.14 (MONOTONICALLY INCREASING TIME). For any  $\delta$ ,  $\vec{s}$ , tr,  $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ , ts,  $ts_{\omega}$ , mmts,  $mmts_{\omega}$ , We have:

$$\vec{s}, \vec{c}, ts, mmts \xrightarrow{tr}^*_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$$
$$\Rightarrow ts.time \le ts_{\omega}.time.$$

PROOF SKETCH. Straightforward by induction on the transitions.

=

Lemma B.6.15 (Function Environment Lookup). For any  $\delta, \Delta, labs, \vec{s}$ , We have:

$$\vdash \delta : \Delta$$
$$\implies f \in dom(\Delta)$$
$$\implies \exists \overrightarrow{prms}, \overrightarrow{s_f}. \ \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}).$$

**PROOF SKETCH.** Straightforward by induction on the derivation of  $\vdash \delta : \Delta$ .

DEFINITION B.6.16 (STOP). We define:

$$\begin{aligned} \mathsf{STOP}(\vec{s}, \vec{c}) &\stackrel{\bigtriangleup}{=} (\vec{s} = [] \land \vec{c} = []) \\ &\vee (\exists \vec{s_{\mathsf{rem}}}, \vec{s} = (\mathsf{break}) :: \vec{s_{\mathsf{rem}}} \land \vec{c} = []) \\ &\vee (\exists \vec{s_{\mathsf{rem}}}, e. \vec{s} = (\mathsf{continue} \ e) :: \vec{s_{\mathsf{rem}}} \land \vec{c} = []) \\ &\vee (\exists \vec{s_{\mathsf{rem}}}, e. \vec{s} = (\mathsf{return} \ e) :: \vec{s_{\mathsf{rem}}} \land \mathsf{Loops}(\vec{c})) . \end{aligned}$$

LEMMA B.6.17 (STOP MEANS NO STEP). For any  $tr, \vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_2}, \vec{c_2}, ts_2, mmts_2$ , We have:

$$\begin{aligned} \mathsf{STOP}(\vec{s_1}, \vec{c_1}) \\ \implies \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \rightarrow_{\delta} \vec{s_2}, \vec{c_2}, ts_2, mmts_2 \\ \implies False . \end{aligned}$$

PROOF SKETCH. Straightforward from the definition.

# **B.6.5 Proof of the Detectability Theorem**

DEFINITION B.6.18 (BEHAVIOR). Let p be a program. Let  $B^{\not t}(p) \stackrel{\triangle}{=} \{tr \mid \exists M. init(p) \stackrel{tr}{\to} M^*\}$  be the set of behaviors of p. Let  $B(p) \stackrel{\triangle}{=} \{tr \mid \exists M. init(p) \stackrel{tr}{\to} M^*\}$  be the set of crash-free behaviors of p, where  $\stackrel{tr}{\to}_p$  is the relation of MACHINE-STEP.

DEFINITION B.6.19 (TRACE REFINEMENT). Trace  $tr_1$  refines  $tr_2$ , denoted by  $tr_1 \sim tr_2$ , if we can reach  $tr_1$  from  $tr_2$  by only removing read events. Formally, trace refinement is defined in Fig. B.15.

LEMMA B.6.20 (CRASH-FREE INTERLEAVING). Let  $p = [\delta] \vec{s_1} || \dots || \vec{s_n}$  be a program and b be a behavior. Then  $b \in B(p)$  if and only if:

 $\begin{array}{l} \exists tr, \operatorname{mem}, \{tr_i\}_i, \{\overrightarrow{s_{i,\omega}}\}_i, \{\overrightarrow{c_{i,\omega}}\}_i, \{ts_{i,\omega}\}_i, \{mmts_{i,\omega}\}_i. \\ \operatorname{mem}_{\operatorname{init}} \xrightarrow{tr}^* \operatorname{mem} \\ \land \ tr \ is \ an \ interleaving \ of \ tr_1, \cdots, tr_n \\ \land \ \forall i. \ \overrightarrow{s_i}, [], \ ts_{\operatorname{init}}, \ mmts_{\operatorname{init}} \xrightarrow{tr_i}^* \overrightarrow{s_{i,\omega}}, \overrightarrow{c_{i,\omega}}, \ ts_{i,\omega}, \ mmts_{i,\omega} \\ \land \ b \sim tr \ . \end{array}$ 

Proof Sketch. Essentially, this lemma holds because thread transitions are communicating with the other threads and memory only via traces.  $\hfill \Box$ 

LEMMA B.6.21 (INTERLEAVING). Let  $p = [\delta] \vec{s_1} || \dots || \vec{s_n}$  be a program and b be a behavior. Then  $b \in B^{\not z}(p)$  if and only if:

$$\exists tr, \operatorname{mem}, \{tr_i\}_i, \{\overrightarrow{s_{i,\omega}}\}_i, \{\overrightarrow{c_{i,\omega}}\}_i, \{ts_{i,\omega}\}_i, \{mmts_{i,\omega}\}_i.$$

$$\operatorname{mem}_{\operatorname{init}} \xrightarrow{tr}^* \operatorname{mem}$$

$$\land tr \text{ is an interleaving of } tr_1, \cdots, tr_n$$

$$\land \forall i. \ \overrightarrow{s_i}, [], ts_{\operatorname{init}}, mmts_{\operatorname{init}} \xrightarrow{tr_i}_{\delta} \overrightarrow{s_{i,\omega}}, \overrightarrow{c_{i,\omega}}, ts_{i,\omega}, mmts_{i,\omega}$$

$$\land b \sim tr ,$$

where  $\xrightarrow{tr}{\delta}$  is defined as the union of  $\xrightarrow{tr}{\delta}$  and the thread crash step that initializes s, c, and ts as described in **MACHINE-CRASH**.

PROOF SKETCH. Essentially the same with Theorem B.6.20.

DEFINITION B.6.22 (DETERMINISTIC REPLAY). For a function environment  $\delta \in \text{Env}$  and a list of statements  $\vec{s} \in \overrightarrow{\text{Stmt}}, \vec{s}$  is deterministically replayed for  $\delta$ , denoted by DR( $\delta, \vec{s}$ ), if the following holds:

$$\forall tr, \underline{tr}, s_{\omega}, \underline{s_{\omega}}, \underline{c_{\omega}}, \underline{ts}, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}.$$

$$\vec{s}, [], ts, mmts \xrightarrow{tr}^{*}_{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega} \longrightarrow \vec{s}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^{*}_{\delta} \vec{s}_{\omega}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow \vec{s}, [], ts, mmts_{\omega} \xrightarrow{tr}_{\delta} \vec{s}_{\omega}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow \vec{s}$$

$$\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x. \vec{s}, [], ts, mmts \xrightarrow{tr_x}^{*}_{\delta} \vec{s_x}, \vec{c_x}, ts_x, \underline{mmts_{\omega}} \wedge tr_x \sim tr + \underline{tr} \wedge$$

$$(STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \wedge \vec{c_{\omega}} = \vec{c_x} \wedge ts_{\omega} = ts_x \wedge mmts_{\omega} = \underline{mmts_{\omega}} \wedge [] \sim \underline{tr}) \wedge$$

$$(STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \wedge \vec{c_{\omega}} = \vec{c_x} \wedge \underline{ts_{\omega}} = ts_x) .$$

LEMMA B.6.23 (DETERMISTIC REPLAY OF READ-WRITE STATEMENTS). For any  $\delta$ ,  $\Delta$ , labs,  $\vec{s}$ , if we have  $\vdash \delta : \Delta$  and  $\Delta \vdash_{labs} \vec{s}$ , then  $\mathsf{DR}(\delta, \vec{s})$ .

We defer its proof to §B.6.6.

THEOREM B.6.24 (DETECTABILITY, RESTATEMENT OF THEOREM 3.3.1). Given a program  $p, if \vdash p$  holds, then  $B^{f}(p) \subseteq B(p)$ .

**PROOF.** Suppose  $b \in B^{\ell}(p)$ . From Theorem B.6.21, we have:

$$\begin{array}{l} \exists tr, \operatorname{mem}, \{tr_i\}_i, \{\overrightarrow{s_{i,\omega}}\}_i, \{\overrightarrow{c_{i,\omega}}\}_i, \{ts_{i,\omega}\}_i, \{mmts_{i,\omega}\}_i. \\ \land \operatorname{mem}_{\operatorname{init}} \xrightarrow{tr}^* \operatorname{mem} \\ \land tr \text{ is an interleaving of } tr_1, \cdots, tr_n \\ \land \forall i. \overrightarrow{s_i}, [], ts_{\operatorname{init}}, mmts_{\operatorname{init}} \xrightarrow{tr_i}_{\delta} \xrightarrow{\ell_*} \overrightarrow{s_{i,\omega}}, \overrightarrow{c_{i,\omega}}, ts_{i,\omega}, mmts_{i,\omega} \\ \land b \sim tr . \end{array}$$

Pick any *i* whose execution,  $\vec{s_i}$ , [],  $ts_{init}$ ,  $mmts_{init}$   $\xrightarrow{tr_i} \overset{t}{\delta^*} \overrightarrow{s_{i,\omega}}$ ,  $\vec{c_{i,\omega}}$ ,  $ts_{i,\omega}$ ,  $mmts_{i,\omega}$ , involves crash steps. We apply Theorem B.6.23 to obtain a transition, say

 $\vec{s_i}$ , [],  $ts_{\text{init}}$ ,  $mmts_{\text{init}}$ ,  $\vec{ts_{i,\omega'}}$ ,  $\vec{s_{i,\omega'}}$ ,  $\vec{ts_{i,\omega'}}$ ,  $mmts_{i,\omega'}$ , with fewer crash steps and  $tr'_i \sim tr$ . By inductively performing these steps, we obtain:

$$\exists \{ tr'_i \}_i, \\ \forall i. \ \overrightarrow{s_i}, [], ts_{\text{init}}, mmts_{\text{init}} \xrightarrow{tr'_i}^* \overrightarrow{s_{i,\omega}}, \overrightarrow{c_{i,\omega}}, ts_{i,\omega}, mmts_{i,\omega} \\ \land \ \forall i. \ tr'_i \sim tr_i \ .$$

Then we interleave  $\{tr'_i\}$  to tr' in such a say that  $tr' \sim tr$ . Since memory transition is closed under trace refinement, we have mem<sub>init</sub>  $\xrightarrow{tr'}^*$  mem. From b has no read events, we also have  $b \sim tr'$ .

We conclude this proof by applying Theorem B.6.21 for tr' and  $\{tr'_i\}$  to obtain  $b \in B(p)$ .

#### **B.6.6** Proof of the Deterministic Replay Lemma

LEMMA B.6.25 (Read-Only Statements). For any  $\delta, \Delta, \vec{s}, tr, \vec{s_{\omega}}, \vec{c_{\omega}}, ts, ts_{\omega}, mmts, mmts_{\omega}$ , We have:

$$\vdash \delta : \Delta \Longrightarrow \Delta \vdash_{\mathsf{RO}} \vec{s} \Longrightarrow \vec{s}, [], ts, mmts \xrightarrow{tr}^*_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega} \Longrightarrow [] \sim tr \land mmts = mmts_{\omega} .$$

PROOF SKETCH. Straightforward by induction on the derivation of  $\Delta \vdash_{\mathsf{RO}} \vec{s}$ .

Now we prove Theorem B.6.23: deterministic replay of well-typed read-write statements. By induction on the derivation of  $\vdash \delta : \Delta$ , it is sufficient to prove the following lemma (with an additional premise on  $\Delta$ ):

Lemma B.6.26 (Determistic Replay of Read-Write Statements, Inductively). For any  $\delta$ ,  $\Delta$ , labs,  $\vec{s}$ , We have:

$$\vdash \delta : \Delta \Longrightarrow \Delta \vdash_{labs} \vec{s} \Longrightarrow (\forall f, \overrightarrow{prms}, \overrightarrow{s_f}, \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})) \Longrightarrow \mathsf{DR}(\delta, \vec{s}) .$$

**PROOF.** We prove by induction on the derivation of  $\Delta \vdash_{labs} \vec{s}$ .

• For the case that there are empty transitions:

By assumption, we have:

- $\, \triangleright \, \operatorname{FNJ:} \vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}, \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } \overrightarrow{s}, [], ts, mmts \xrightarrow{tr}^* \overrightarrow{s}_{\omega}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \text{ EX2: } \vec{s}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^* \underline{s}_{\omega}, \underline{\vec{c}}_{\omega}, \underline{ts}_{\omega}, \underline{mmts_{\omega}}$

This is for the case that either EX1 or EX2 is empty transitions.

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

- (1)  $\vec{s}$ , [], ts,  $mmts \xrightarrow{tr_x} \hat{s}$ ,  $\vec{s_x}$ ,  $\vec{ts_x}$ ,  $\underline{mmts_\omega}$ (2)  $tr_x \sim tr + \underline{tr}$ (3)  $STOP(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow \vec{s_\omega} = \vec{s_x} \land \vec{c_\omega} = \vec{c_x} \land ts_\omega = ts_x \land mmts_\omega = \underline{mmts_\omega} \land [] \sim \underline{tr}$ (4)  $STOP(\vec{\underline{s_\omega}}, \vec{\underline{c_\omega}}) \longrightarrow \vec{\underline{s_\omega}} = \vec{s_x} \land \vec{\underline{c_\omega}} = \vec{c_x} \land \underline{ts_\omega} = ts_x$   $\circ EX1 \text{ is empty:}$ We have  $\vec{s}$ , [], ts,  $mmts = \vec{\underline{s_\omega}}$ ,  $\vec{\underline{c_\omega}}$ ,  $ts_\omega$ ,  $mmts_\omega \land tr = []$ .
  - We prove the goals with  $tr_x = \underline{tr}, \vec{s_x} = \underline{\vec{s_\omega}}, \vec{c_x} = \underline{\vec{c_\omega}}, ts_x = \underline{ts_\omega}$  as follows:
  - (1)  $\vec{s}$ , [], ts,  $mmts \xrightarrow{tr}^* \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, \underline{mmts}_{\omega}$
  - (2)  $\underline{tr} \sim [] + \underline{tr}$
  - (3) If STOP( $\vec{s}$ , []),  $\vec{s}$  should be [], continue, break or return. By Theorem B.6.17, we have:  $\vec{s_{\omega}} = \vec{s_{\omega}} \land \vec{c_{\omega}} = \vec{c_{\omega}} \land ts_{\omega} = \underline{ts_{\omega}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr} = []$
  - (4)  $\underline{\vec{s}_{\omega}} = \underline{\vec{s}_{\omega}} \land \underline{\vec{c}_{\omega}} = \underline{\vec{c}_{\omega}} \land \underline{ts_{\omega}} = \underline{ts_{\omega}}$
  - $\circ~$  EX2 is empty:

We have  $\vec{s}$ , [], ts,  $mmts_{\omega} = \underline{\vec{s}_{\omega}}, \underline{\vec{c}_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \land \underline{tr} = []$ . We prove the goals with  $tr_x = tr$ ,  $\vec{s_x} = \vec{s_{\omega}}, \vec{c_x} = \vec{c_{\omega}}, ts_x = ts_{\omega}$  as follows:

- (1)  $\vec{s}$ , [], ts,  $mmts \xrightarrow{tr}^* \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- (2)  $tr \sim tr ++ []$
- (3)  $\vec{s_{\omega}} = \vec{s_{\omega}} \land \vec{c_{\omega}} = \vec{c_{\omega}} \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim []$
- (4) If STOP( $\vec{s}$ , []),  $\vec{s}$  should be [], continue, break or return. By Theorem B.6.17, we have:  $\vec{s_{\omega}} = \vec{s_{\omega}} \wedge \vec{c_{\omega}} = \vec{c_{\omega}} \wedge ts_{\omega} = ts_{\omega}$

For the rest cases, we assume both of EX1 and EX2 are not empty.

### • (EMPTY, BREAK, CONTINUE, RETURN):

By assumption, we have:

- $\triangleright$  FNJ:  $\vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \ \Delta(f) = \mathsf{RW} \ \longrightarrow \ \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \ \longrightarrow \ \mathsf{DR}(\delta, \overrightarrow{s_f})$

 $\triangleright \text{ EX1: } \overrightarrow{s}, [], ts, mmts \xrightarrow{tr}^{+} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$  $\triangleright \text{ EX2: } \overrightarrow{s}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^{+} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$ 

For these cases, we have  $STOP(\vec{s}, [])$ . This contradicts EX1 and EX2 by Theorem B.6.17.

#### • (ASSIGN):

By assumption, we have:

- $\triangleright$  FNJ:  $\vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \ \Delta(f) = \mathsf{RW} \ \longrightarrow \ \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \ \longrightarrow \ \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } [r \coloneqq e], [], ts, mmts \xrightarrow{tr}^+ \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \text{ EX2: } [r \coloneqq e], [], ts, mmts_{\omega} \stackrel{\underline{tr}}{\longrightarrow} {}^{+}_{\delta} \underbrace{\vec{s_{\omega}}}, \underbrace{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

(1)  $[r \coloneqq e], [], ts, mmts \xrightarrow{tr_x}^* \vec{s_x}, \vec{c_x}, ts_x, \underline{mmts_\omega}$ 

(2) 
$$tr_x \sim tr + tr$$

- (3)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}$
- (4)  $STOP(\vec{\underline{s}_{\omega}}, \vec{\underline{c}_{\omega}}) \longrightarrow \vec{\underline{s}_{\omega}} = \vec{s}_x \land \vec{\underline{c}_{\omega}} = \vec{c}_x \land \underline{ts_{\omega}} = ts_x$

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

$$\triangleright [r \coloneqq e], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr_1}^* \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$$
$$\triangleright [r \coloneqq e], [], ts, mmts_{\omega} \rightarrow_{\delta} \vec{\underline{s_1}}, \vec{\underline{c_1}}, \underline{ts_1}, \underline{mmts_1} \xrightarrow{\underline{tr_1}}^* \vec{\underline{s_{\omega}}}, \vec{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$$

Since the only possible first steps are ASSIGN, we have:

$$\triangleright [r \coloneqq e], [], ts, mmts \xrightarrow{\square}_{\delta} [], [], ts_1, mmts \xrightarrow{tr}^* \overrightarrow{s}_{\omega}, \overrightarrow{c}_{\omega}, ts_{\omega}, mmts_{\omega}$$
$$\triangleright [r \coloneqq e], [], ts, mmts_{\omega} \xrightarrow{\square}_{\delta} [], [], \underline{ts_1}, mmts_{\omega} \xrightarrow{\underline{tr}}^* \overrightarrow{s}_{\omega}, \underline{c}_{\omega}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$$
Let  $v = ts.\operatorname{regs}(e)$ . We have:  $ts_1 = ts[\operatorname{regs} \mapsto ts.\operatorname{regs}[r \mapsto v]] = \underline{ts_1}$ .

From STOP([], []) and Theorem B.6.17, we have:

 $\triangleright$  ([], [],  $ts_1$ , mmts) = ( $\overrightarrow{s_{\omega}}$ ,  $\overrightarrow{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and tr = []

$$\triangleright$$
 ([], [],  $ts_1$ ,  $mmts_{\omega}$ ) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and  $tr = []$ 

We prove the goals with  $tr_x = [], \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_1$  as follows:

(1)  $[r := e], [], ts, mmts \xrightarrow{[]}{\rightarrow}^{*}_{\delta} [], [], ts_{1}, mmts$ (2)  $[] \sim [] ++ []$ (3)  $[] = [] \land [] = [] \land ts_{1} = ts_{1} \land mmts = mmts \land [] \sim []$ (4)  $[] = [] \land [] = [] \land \underline{ts_{1}} = ts_{1}$ 

#### • (IF-THEN-ELSE):

By assumption, we have:

- $\triangleright$  FNJ:  $\vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } [\texttt{if} (e) \overrightarrow{s_t} \overrightarrow{s_f}], [], ts, mmts \xrightarrow{tr}^+ \overrightarrow{s_\omega}, \overrightarrow{c_\omega}, ts_\omega, mmts_\omega$
- $\triangleright \text{ EX2: } [\texttt{if} (e) \vec{s_t} \vec{s_f}], [], ts, mmts_{\omega} \xrightarrow{tr}^+ \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, \underline{mmts_{\omega}}$

For this case, we have:

- $\triangleright$   $T: \Delta \vdash_{labs_t} \vec{s_t}$
- $\triangleright F: \Delta \vdash_{labs_{f}} \vec{s_{f}}$
- $> IH_{t}: \forall tr, \underline{tr}, \vec{s_{\omega}}, \vec{s_{\omega}}, \vec{c_{\omega}}, ts, ts_{\omega}, \underline{ts_{\omega}}, \underline{mmts}, \underline{mmts_{\omega}}, \underline{mmts_{\omega}}.$   $\vec{s_{t}}, [], ts, \underline{mmts} \xrightarrow{tr}^{*}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, \underline{mmts_{\omega}} \longrightarrow$   $\vec{s_{t}}, [], ts, \underline{mmts_{\omega}} \xrightarrow{\underline{tr}}^{*}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow$   $\exists tr_{ht}, \vec{s_{ht}}, \vec{c_{ht}}, ts_{ht}.$   $\vec{s_{t}}, [], ts, \underline{mmts} \xrightarrow{tr_{ht}}^{*}_{\delta} \vec{s_{ht}}, \vec{c_{ht}}, ts_{ht}, \underline{mmts_{\omega}} \longrightarrow$   $\exists tr_{ht} \sim tr + \underline{tr} \land$   $(STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{ht}} \land \vec{c_{\omega}} = \vec{c_{ht}} \land ts_{\omega} = ts_{ht} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land$   $(STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{ht}} \land \vec{c_{\omega}} = \vec{c_{ht}} \land ts_{\omega} = ts_{ht})$
- $\begin{array}{l} \triangleright \hspace{0.5cm} IH_{\mathsf{f}} \colon \forall tr, \underline{tr}, \overline{s_{\omega}}, \underline{\vec{s}_{\omega}}, \overline{c_{\omega}}, ts, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}.\\ \overrightarrow{s_{\mathsf{f}}}, [], ts, mmts \xrightarrow{tr}}_{\delta} \xrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} \longrightarrow\\ \overrightarrow{s_{\mathsf{f}}}, [], ts, mmts_{\omega} \xrightarrow{tr}}_{\delta} \xrightarrow{s_{\omega}}, \underline{\vec{c}_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow\\ \exists tr_{\mathsf{hf}}, \overrightarrow{s_{\mathsf{hf}}}, \overrightarrow{c_{\mathsf{hf}}}, ts_{\mathsf{hf}}.\\ \overrightarrow{s_{\mathsf{f}}}, [], ts, mmts \xrightarrow{tr_{\mathsf{hf}}}_{\delta} \xrightarrow{s_{\mathsf{hf}}}, \overrightarrow{c_{\mathsf{hf}}}, ts_{\mathsf{hf}}, \overrightarrow{c_{\mathsf{hf}}}, ts_{\mathsf{hf}}.\\ \overrightarrow{s_{\mathsf{f}}}, [], ts, mmts \xrightarrow{tr_{\mathsf{hf}}}_{\delta} \xrightarrow{s_{\mathsf{hf}}}, \overrightarrow{c_{\mathsf{hf}}}, ts_{\mathsf{hf}}, \underline{mmts_{\omega}} \land\\ tr_{\mathsf{hf}} \sim tr + \underline{tr} \land\\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hf}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hf}}} \land ts_{\omega} = ts_{\mathsf{hf}} \land\\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hf}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hf}}} \land ts_{\omega} = ts_{\mathsf{hf}}) \end{array}$

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

- (1)  $[if(e) \vec{s}_t \vec{s}_f], [], ts, mmts \xrightarrow{tr_x}^* \vec{s}_x, \vec{c}_x, ts_x, mmts_\omega$
- (2)  $tr_x \sim tr + tr$
- (3)  $\text{STOP}(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}$
- (4) STOP $(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x$

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

 $\triangleright [\mathbf{if} (e) \ \vec{s_t} \ \vec{s_f}], [], ts, mmts \ \rightarrow_{\delta} \ \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \ \xrightarrow{tr_1}^* \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega} \\ \triangleright [\mathbf{if} (e) \ \vec{s_t} \ \vec{s_f}], [], ts, mmts_{\omega} \ \rightarrow_{\delta} \ \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \ \xrightarrow{tr_1}^* \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$ 

The only possible first steps are **BRANCH**. Without loss of generality, we assume ts.regs(e) = true. Then we have:

 $\models [if (e) \vec{s}_{t} \vec{s}_{f}], [], ts, mmts \xrightarrow{\square}_{\delta} \vec{s}_{t}, [], ts, mmts \xrightarrow{tr}_{\delta}^{*} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}$   $\models [if (e) \vec{s}_{t} \vec{s}_{f}], [], ts, mmts_{\omega} \xrightarrow{\square}_{\delta} \vec{s}_{t}, [], ts, mmts_{\omega} \xrightarrow{tr}_{\delta}^{*} \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}$ From  $IH_{t}$ , we have:  $\exists tr_{ht}, \vec{s}_{ht}, \vec{c}_{ht}, ts_{ht}$ .  $\vec{s}_{t}, [], ts, mmts \xrightarrow{tr_{ht}}^{*} \vec{s}_{ht}, \vec{c}_{ht}, ts_{ht}, mmts_{\omega} \land tr_{ht} \sim tr + t\underline{r} \land$ (STOP $(\vec{s}_{\omega}, \vec{c}_{\omega}) \longrightarrow \vec{s}_{\omega} = \vec{s}_{ht} \land \vec{c}_{\omega} = \vec{c}_{ht} \land ts_{\omega} = ts_{ht} \land mmts_{\omega} \land [] \sim \underline{tr}) \land$ (STOP $(\vec{s}_{\omega}, \vec{c}_{\omega}) \longrightarrow \vec{s}_{\omega} = \vec{s}_{ht} \land \vec{c}_{\omega} = \vec{c}_{ht} \land ts_{\omega} = ts_{ht})$ 

We prove the goals with  $tr_x = tr_{ht}$ ,  $\vec{s_x} = \vec{s_{ht}}$ ,  $\vec{c_x} = \vec{c_{ht}}$ ,  $ts_x = ts_{ht}$  as follows:

- (1)  $[if (e) \vec{s_t} \vec{s_f}], [], ts, mmts \xrightarrow{tr_{ht}}^* \vec{s_{ht}}, \vec{c_{\omega}}, \vec{c_{ht}}, ts_{ht}, mmts_{\omega}$ (2)  $tr_{ht} \sim tr ++ []$ (3)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{ht}} \land \vec{c_{\omega}} = \vec{c_{ht}} \land ts_{\omega} = ts_{ht} \land mmts = \underline{mmts_{\omega}} \land [] \sim \underline{tr}$ (4)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{ht}} \land \vec{c_{\omega}} = \vec{c_{ht}} \land \underline{ts_{\omega}} = ts_{ht}$
- (CAS):

By assumption, we have:

- $\triangleright$  FNJ:  $\vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \ \Delta(f) = \mathsf{RW} \ \longrightarrow \ \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \ \longrightarrow \ \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } [r \coloneqq \texttt{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts \xrightarrow{tr}_{\delta}^{+} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\succ \text{ EX2: } [r \coloneqq \texttt{pcas}(e_{\texttt{loc}}, e_{\texttt{old}}, e_{\texttt{new}}, \texttt{mid}.lab)], [], ts, mmts_{\omega} \xrightarrow{tr}^{+} \underline{\vec{s_{\omega}}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega$

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

- (1)  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts \xrightarrow{tr_x}^* \overrightarrow{s_x}, \overrightarrow{c_x}, ts_x, mmts_\omega$
- (2)  $tr_x \sim tr + tr$
- (3)  $\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4)  $STOP(\vec{\underline{s}_{\omega}}, \vec{\underline{c}_{\omega}}) \longrightarrow \vec{\underline{s}_{\omega}} = \vec{s}_x \land \vec{\underline{c}_{\omega}} = \vec{c}_x \land \underline{t} \underline{s}_{\omega} = ts_x$

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

- $\succ \text{ EXB1: } [r := \texttt{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \\ \xrightarrow{tr_1}^*_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\succ \text{ EXB2: } [r \coloneqq \texttt{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts_{\omega} \rightarrow_{\delta} \vec{\underline{s_1}}, \vec{\underline{c_1}}, \underline{ts_1}, \underline{mmts_1} \\ \xrightarrow{\underline{tr_1}}^* \vec{\underline{s_\omega}}, \vec{\underline{c_\omega}}, \underline{ts_\omega}, \underline{mmts_\omega}$

Let mid = ts.regs(mid.lab).

We do a case analysis on EXB1's transition  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1$ : CAS-SUCC, CAS-FAIL, or CAS-REPLAY.

#### • (CAS-SUCC):

For this sub-case, we have:

$$\begin{split} [r \coloneqq & \mathsf{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts \xrightarrow{[ev]}{}_{\delta} [], [], ts_1, mmts_1 \\ \xrightarrow{tr_1}^*_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} , \end{split}$$

#### where

 $ev = \mathsf{U}(l, v_{\mathsf{old}}, v_{\mathsf{new}}), ts.\mathsf{regs}(e_{\mathsf{loc}}) = l, ts.\mathsf{regs}(e_{\mathsf{old}}) = v_{\mathsf{old}}, ts.\mathsf{regs}(e_{\mathsf{new}}) = v_{\mathsf{new}}, tr = [ev] + tr_1 .$ 

From  $\mathsf{STOP}([], [])$  and Theorem B.6.17, we have:

 $([], [], ts_1, mmts_1) = (\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}) \text{ and } tr = [ev].$ 

From  $ts.time < mmts_1[mid]$ .time, EX2 can first take only a **CAS-REPLAY** step. So we have:  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts_1 \xrightarrow{[]}{\longrightarrow}_{\delta} [], [], \underline{ts_1}, mmts_1 \xrightarrow{\underline{tr}}_{\delta}^* \underline{s_{\omega}}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$ .

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $ts_1$ ,  $mmts_1$ ) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and tr = [].

From  $ts_1.regs(r) = mmts_1[mid].val = \underline{ts_1}.regs(r)$  and  $ts_1.time = mmts_1[mid].time = \underline{ts_1}.time$ , we have:

 $ts_1 = \underline{ts_1}$ .

We prove the goals with  $tr_x = [ev], \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_1$  as follows:

- (1)  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts \xrightarrow{[ev]}^{*} [], [], ts_1, mmts_1$
- (2)  $[ev] \sim [ev] + []$
- (3)  $[] = [] \land [] = [] \land ts_1 = ts_1 \land mmts_1 = mmts_1 \land [] \sim []$
- (4)  $[] = [] \land [] = [] \land ts_1 = ts_1$

• (CAS-FAIL):

For this sub-case, we have:

 $[r \coloneqq \operatorname{pcas}(e_{\operatorname{loc}}, e_{\operatorname{old}}, e_{\operatorname{new}}, \operatorname{mid}.lab)], [], ts, mmts \xrightarrow{[ev]}{\delta} [], [], ts_1, mmts_1 \xrightarrow{tr_1}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}, where \ ev = \mathsf{R}(l, v), ts.\operatorname{regs}(e_{\operatorname{loc}}) = l, ts_1.\operatorname{regs}(r) = (\mathtt{false}, v), tr = [ev] + tr_1.$ 

From STOP([], []) and Theorem B.6.17, we have:

 $([], [], ts_1, mmts_1) = (\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}) \text{ and } tr = [ev].$ 

From ts.time  $< mmts_1(mid)$ .time, EX2 can first take only a **CAS-REPLAY** step. So we have:

 $[r \coloneqq \texttt{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts_1 \xrightarrow{[]}{\rightarrow}_{\delta} [], [], \underline{ts_1}, mmts_1 \xrightarrow{\underline{tr}}^*_{\delta} \overrightarrow{\underline{s_\omega}}, \overrightarrow{\underline{c_\omega}}, \underline{ts_\omega}, \underline{mmts_\omega} .$ 

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $ts_1$ ,  $mmts_1$ ) =  $(\vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega})$  and tr = [].
From  $ts_1.regs(r) = mmts_1[mid].val = \underline{ts_1}.regs(r)$  and  $ts_1.time = mmts_1[mid].time = \underline{ts_1}.time$ , we have:

 $ts_1 = \underline{ts_1}.$ 

We prove the goals with  $tr_x = [ev], \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_1$  as follows:

- (1)  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts \xrightarrow{[ev]}^{*} [], [], ts_1, mmts_1$
- (2)  $[ev] \sim [ev] ++ []$
- (3)  $[] = [] \land [] = [] \land ts_1 = ts_1 \land mmts_1 = mmts_1 \land [] \sim []$
- (4)  $[] = [] \land [] = [] \land ts_1 = ts_1$

• (CAS-REPLAY):

For this sub-case, we have:

 $[r \coloneqq \texttt{pcas}(\mathit{e}_{\mathsf{loc}}, \mathit{e}_{\mathsf{old}}, \mathit{e}_{\mathsf{new}}, \mathsf{mid}.\mathit{lab})], [], \mathit{ts}, \mathit{mmts} \xrightarrow{[]}{\rightarrow}_{\delta} [], [], \mathit{ts}_1, \mathit{mmts} \xrightarrow{\mathit{tr}}_{\delta}^* \overrightarrow{s_\omega}, \overrightarrow{c_\omega}, \mathit{ts}_\omega, \mathit{mmts}_\omega.$ 

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $ts_1$ , mmts) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and tr = [].

From  $mmts_{\omega} = mmts$  and ts.time < mmts[mid].time, <u>tr</u> can first take only a**CAS-REPLAY**step. So we have:

 $[r \coloneqq \texttt{pcas}(e_{\mathsf{loc}}, e_{\mathsf{old}}, e_{\mathsf{new}}, \mathsf{mid}.lab)], [], ts, mmts \xrightarrow{[]}{\rightarrow}_{\delta} [], [], \underline{ts_1}, mmts \xrightarrow{\underline{tr}}^*_{\delta} \underline{\overrightarrow{s_{\omega}}}, \underline{\overrightarrow{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega$ 

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $\underline{ts_1}$ , mmts) = ( $\underline{s_{\omega}}$ ,  $\underline{c_{\omega}}$ ,  $\underline{ts_{\omega}}$ ,  $\underline{mmts_{\omega}}$ ) and  $\underline{tr}$  = [].

From  $ts_1.regs(r) = mmts[mid].val = \underline{ts_1}.regs(r)$  and  $ts_1.time = mmts[mid].time = \underline{ts_1}.time$ , we have:

 $ts_1 = \underline{ts_1}$ .

We prove the goals with  $tr_x = [], \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_1$  as follows:

- (1)  $[r \coloneqq pcas(e_{loc}, e_{old}, e_{new}, mid.lab)], [], ts, mmts \xrightarrow{[], *}{\rightarrow_{\delta}} [], [], ts_1, mmts$ (2)  $[] \sim [] ++ []$ (3)  $[] = [] \land [] = [] \land ts_1 = ts_1 \land mmts_1 = mmts_1 \land [] \sim []$
- (4)  $[] = [] \land [] = [] \land ts_1 = ts_1$

• (LET-CHKPT):

By assumption, we have:

- $\,\triangleright\,\, \mathrm{FNJ}{:} \vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \ \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$

- $\triangleright \text{ EX1: } [r \coloneqq \texttt{chkpt}(\overrightarrow{s}, \texttt{mid}.lab)], [], ts, mmts \xrightarrow{tr}^+_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \text{ EX2: } [r \coloneqq \texttt{chkpt}(\vec{s}, \texttt{mid}.lab)], [], ts, mmts_{\omega} \xrightarrow{tr} \delta \vec{s_{\omega}}, \vec{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$

For this case, we have:

 $\triangleright$  RO:  $\Delta \vdash_{\mathsf{RO}} \vec{s}$ 

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

- (1)  $[r \coloneqq \text{chkpt}(\vec{s}, \text{mid.}lab)], [], ts, mmts \xrightarrow{tr_x}^* \vec{s_x}, \vec{c_x}, ts_x, mmts_\omega$
- (2)  $tr_x \sim tr + tr$
- (3)  $\text{STOP}(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x$

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

- $\triangleright \text{ EXB1: } [r \coloneqq \text{chkpt}(\vec{s}, \text{mid}.lab)], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr_1}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega$
- $\triangleright \text{ EXB2: } [r \coloneqq \texttt{chkpt}(\vec{s}, \texttt{mid}.lab)], [], ts, mmts_{\omega} \rightarrow_{\delta} \vec{\underline{s_1}}, \vec{\underline{c_1}}, \underline{ts_1}, \underline{mmts_1} \xrightarrow{\underline{tr_1}}^* \vec{\underline{s_\omega}}, \vec{\underline{c_\omega}}, \underline{ts_\omega}, \underline{mmts_\omega}$

Let mid = ts.regs(mid.lab).

We do a case analysis on EXB1's transition  $[r \coloneqq \text{chkpt}(\vec{s}, \text{mid}.lab)], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1:$ CHKPT-CALL or CHKPT-REPLAY.

• (CHKPT-CALL):

For this sub-case, we have:

 $[r \coloneqq \mathtt{chkpt}(\overrightarrow{s}, \mathtt{mid}.lab)], [], ts, mmts \xrightarrow{[]}{\rightarrow}_{\delta} \overrightarrow{s}, \overrightarrow{c_1}, ts_1, mmts \xrightarrow{tr}_{\delta}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}.$ 

We apply Theorem B.6.13 to the later transitions and do case analysis on the lemma's conclusion:

· (CALL-ONGOING):

For this sub-case, we have:

 $\exists \overrightarrow{r_{\mathsf{pfx}}}, \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + + \overrightarrow{c_1} \land \overrightarrow{s}, [], ts_1, mmts \xrightarrow{tr}^*_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, ts_{\omega}, mmts_{\omega}.$ 

From RO and Theorem B.6.25, we have:

 $[] \sim tr \land mmts = mmts_{\omega} .$ 

We prove the goals with  $tr_x = \underline{tr}, \vec{s_x} = \vec{\underline{s_\omega}}, \vec{c_x} = \vec{\underline{c_\omega}}, ts_x = \underline{ts_\omega}$  as follows:

(1)  $[r := \text{chkpt}(\vec{s}, \text{mid.}lab)], [], ts, mmts \xrightarrow{tr}^* \vec{s}_{\omega}, \vec{c}_{\omega}, ts_{\omega}, mmts_{\omega}$ 

- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3) From  $\vec{c_{\omega}} = \vec{c_{pfx}} + \vec{c_1} = \vec{c_{pfx}} + [chkptCont(\sigma, r, [], mid)]$ , we have:  $\neg STOP(\vec{s_{\omega}}, \vec{c_{\omega}})$
- (4)  $\vec{s_{\omega}} = \vec{s_{\omega}} \land \vec{c_{\omega}} = \vec{c_{\omega}} \land \vec{ts_{\omega}} = \vec{ts_{\omega}}$

· (CALL-DONE):

For this sub-case, we have:

 $\exists \vec{s_r}, \vec{c_r}, ts_r, mmts_r, e. \\ \vec{s}, [], ts, mmts \xrightarrow{tr_r}^*_{\delta} (\texttt{return } e) :: \vec{s_r}, \vec{c_r}, ts_r, mmts_r \land$ 

 $(\texttt{return } e) :: \vec{s_r}, \vec{c_r} + \vec{c_1}, ts_r, mmts_r \xrightarrow{[]}{\rightarrow}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega} \land \vec{s_{\omega}} = [] \land \vec{c_{\omega}} = [].$ 

From  $ts.time \leq ts_r.time < mmts_{\omega}[mid]$ .time from Theorem B.6.14, EX2 can first take only a **CHKPT-REPLAY** step. So we have:

 $[r \coloneqq \texttt{chkpt}(\overrightarrow{s}, \texttt{mid}.lab)], [], ts, mmts_{\omega} \xrightarrow{[]}{} \delta [], [], \underline{ts_1}, mmts_{\omega} \xrightarrow{\underline{tr}}^* \underline{\overrightarrow{s_{\omega}}}, \underline{\overrightarrow{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} .$ 

From  $ts_{\omega}.regs(r) = mmts_{\omega}[mid].val = \underline{ts_1}.regs(r)$  and  $ts_{\omega}.time = mmts_{\omega}[mid].time = \underline{ts_1}.time$ , we have:

 $ts_{\omega} = \underline{ts_1}$ .

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $ts_{\omega}$ ,  $mmts_{\omega}$ ) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and tr = [].

We prove the goals with  $tr_x = tr, \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

- (1)  $[r := \text{chkpt}(\vec{s}, \text{mid.}lab)], [], ts, mmts \xrightarrow{tr^*}_{\delta} [], [], ts_{\omega}, mmts_{\omega}$
- (2)  $tr \sim tr ++ []$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim []$
- (4)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega}$

• (CHKPT-REPLAY):

For this sub-case, we have:

 $[r \coloneqq \texttt{chkpt}(\overrightarrow{s}, \texttt{mid}.lab)], [], ts, mmts \xrightarrow{[]}{\rightarrow}_{\delta} [], [], ts_1, mmts \xrightarrow{tr}_{\delta}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}.$ 

From STOP([], []) an Theorem B.6.17, we have: ([], [],  $ts_1$ , mmts) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$ ) and tr = [].

From  $mmts_{\omega} = mmts$  and ts.time < mmts[mid].time, EX2 can first take only a **CHKPT-REPLAY** step. So we have:

 $[r \coloneqq \mathsf{chkpt}(\overrightarrow{s}, \mathsf{mid}.lab)], [], ts, mmts \xrightarrow{[]}{\rightarrow}_{\delta} [], [], \underline{ts_1}, mmts \xrightarrow{\underline{tr}}_{\delta}^* \underline{\overrightarrow{s_{\omega}}}, \underline{\overrightarrow{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}.$ 

We have:

 $ts_1 = \langle \mathsf{regs} \mapsto ts.\mathsf{regs}[r \mapsto mmts[mid].\mathsf{val}]; \mathsf{time} \mapsto mmts[mid].\mathsf{time} \rangle = \underline{ts_1}.$ 

From STOP([], []) and Theorem B.6.17, we have: ([], [],  $ts_1$ , mmts) = ( $\vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $\underline{ts_{\omega}}$ ,  $\underline{mmts_{\omega}}$ ) and  $\underline{tr}$  = [].

We prove the goals with  $tr_x = [], \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_1$  as follows:

- (1)  $[r \coloneqq \text{chkpt}(\vec{s}, \text{mid.}lab)], [], ts, mmts \xrightarrow{\square}_{\delta}^{*} [], [], ts_1, mmts$
- (2)  $[] \sim [] + []$
- (3)  $[] = [] \land [] = [] \land ts_1 = ts_1 \land mmts_1 = mmts_1 \land [] \sim []$
- (4)  $[] = [] \land [] = [] \land ts_1 = ts_1$

#### • (SEQ):

By assumption, we have:

- $\, \triangleright \, \operatorname{FNJ:} \vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}, \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } \overrightarrow{s_{\mathsf{l}}} + + \overrightarrow{s_{\mathsf{r}}}, [], ts, mmts \xrightarrow{tr}{}^{+}_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \text{ EX2: } \vec{s_{\mathsf{l}}} \leftrightarrow \vec{s_{\mathsf{r}}}, [], ts, mmts_{\omega} \xrightarrow{tr}{\rightarrow} \vec{s_{\omega}}, \vec{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$

For this case, we have:

- $\triangleright L: \Delta \vdash_{labs_1} \vec{s_1}$
- $\triangleright R: \Delta \vdash_{labs_{\mathsf{r}}} \vec{s_{\mathsf{r}}}$
- $\triangleright \ DISJ: labs_{\mathsf{I}} \cap labs_{\mathsf{r}} = \emptyset$
- $> IH_{\mathbf{i}}: \forall tr, \underline{tr}, \overrightarrow{s_{\omega}}, \overrightarrow{\underline{s_{\omega}}}, \overrightarrow{c_{\omega}}, ts, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}.$   $\overrightarrow{s_{\mathbf{i}}}, [], ts, mmts \xrightarrow{tr}^{*} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} \longrightarrow$   $\overrightarrow{s_{\mathbf{i}}}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^{*} \overrightarrow{s_{\omega}}, \overrightarrow{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow$   $\exists tr_{\mathbf{h}\mathbf{l}}, \overrightarrow{s_{\mathbf{h}\mathbf{l}}}, \overrightarrow{c_{\mathbf{h}\mathbf{l}}}, ts_{\mathbf{h}\mathbf{l}}.$   $\overrightarrow{s_{\mathbf{l}}}, [], ts, mmts \xrightarrow{tr_{\mathbf{h}\mathbf{l}}}^{*} \overrightarrow{s_{\mathbf{h}\mathbf{l}}}, \overrightarrow{c_{\mathbf{h}\mathbf{l}}}, ts_{\mathbf{h}\mathbf{l}}.$   $\overrightarrow{s_{\mathbf{l}}}, [], ts, mmts \xrightarrow{tr_{\mathbf{h}\mathbf{l}}}^{*} \overrightarrow{s_{\mathbf{h}\mathbf{l}}}, \overrightarrow{c_{\mathbf{h}\mathbf{l}}}, ts_{\mathbf{h}\mathbf{l}}, \overrightarrow{mts_{\omega}} \land$   $tr_{\mathbf{h}\mathbf{l}} \sim tr + t\underline{tr} \land$   $(STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathbf{h}\mathbf{l}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathbf{h}\mathbf{l}}} \land ts_{\omega} = ts_{\mathbf{h}\mathbf{l}} \land mmts_{\omega} \land [] \sim \underline{tr}) \land$   $(STOP(\overrightarrow{\underline{s_{\omega}}}, \overrightarrow{\underline{c_{\omega}}}) \longrightarrow \overrightarrow{\underline{s_{\omega}}} = \overrightarrow{s_{\mathbf{h}\mathbf{l}}} \land \overrightarrow{\underline{c_{\omega}}} = \overrightarrow{c_{\mathbf{h}\mathbf{l}}} \land \underline{ts_{\omega}} = ts_{\mathbf{h}\mathbf{l}})$

 $\begin{array}{l} \triangleright \hspace{0.5cm} IH_{\mathsf{r}} : \forall tr, \underline{tr}, \overline{s_{\omega}}, \underline{s_{\omega}}, \overline{c_{\omega}}, \underline{ts}, ts, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}. \\ \overrightarrow{s_{\mathsf{r}}}, [], ts, mmts \xrightarrow{tr}}_{\delta} \xrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} \longrightarrow \\ \overrightarrow{s_{\mathsf{r}}}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}_{\delta} \xrightarrow{s_{\omega}}, \underline{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow \\ \exists tr_{\mathsf{hr}}, \overrightarrow{s_{\mathsf{hr}}}, \overrightarrow{c_{\mathsf{hr}}}, ts_{\mathsf{hr}}. \\ \overrightarrow{s_{\mathsf{r}}}, [], ts, mmts \xrightarrow{tr_{\mathsf{hr}}}_{\delta} \xrightarrow{s_{\mathsf{m}}}, \overrightarrow{c_{\mathsf{hr}}}, ts_{\mathsf{hr}}, \underline{mmts_{\omega}} \longrightarrow \\ \exists tr_{\mathsf{hr}} \sim tr + \underline{tr} \wedge \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hr}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hr}}} \land ts_{\omega} = ts_{\mathsf{hr}} \land mmts_{\omega} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hr}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hr}}} \land \underline{ts_{\omega}} = ts_{\mathsf{hr}}) \end{array}$ 

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

(1)  $\vec{s_1} \leftrightarrow \vec{s_r}, [], ts, mmts \xrightarrow{tr_x}^* \vec{s_x}, \vec{c_x}, ts_x, \underline{mmts_\omega}$ (2)  $tr_x \sim tr \leftrightarrow \underline{tr}$ (3)  $\text{STOP}(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow \vec{s_\omega} = \vec{s_x} \land \vec{c_\omega} = \vec{c_x} \land ts_\omega = ts_x \land mmts_\omega = \underline{mmts_\omega} \land [] \sim \underline{tr}$ (4)  $\text{STOP}(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow \vec{s_\omega} = \vec{s_x} \land \vec{c_\omega} = \vec{c_x} \land \underline{ts_\omega} = ts_x$ Let  $mid_{pfx} = ts.regs(mid),$  $mids_1 = \mu(mid_{pfx}, labs_1), and$   $mids_{r} = \mu(mid_{pfx}, labs_{r})$ .

We apply Theorem B.6.8 both to EX1 and EX2 and do case analysis on the lemma's conclusion:

### $\circ~$ (seq-left-done for EX1, seq-left-done for EX2):

For this sub-case, we have:

- $\exists tr_1, tr_2, ts_1, mmts_1, tr = tr_1 + tr_2 \land$  $\vec{s_1}, [], ts, mmts \xrightarrow{tr_1}^* [], [], ts_1, mmts_1 \land \vec{s_r}, [], ts_1, mmts_1 \xrightarrow{tr_2}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega$
- $\exists \underline{tr_1}, \underline{tr_2}, \underline{ts_1}, \underline{mmts_1}, \underline{tr} = \underline{tr_1} + \underline{tr_2} \land \\ \overrightarrow{s_1}, [], \underline{ts}, \underline{mmts_{\omega}} \xrightarrow{\underline{tr_1}}_{\delta} [], [], \underline{ts_1}, \underline{mmts_1} \land \overrightarrow{s_r}, [], \underline{ts_1}, \underline{mmts_1} \xrightarrow{\underline{tr_2}}_{\delta} \overrightarrow{\underline{s_{\omega}}}, \underline{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{ts_{\omega}}, \underline{ts_$

From Theorem B.6.7, we have:

 $\triangleright \ mmts_1|_{mids_r} = mmts_{\omega}|_{mids_r}$   $\triangleright \ mmts_{\omega}|_{mids_l} = mmts_{\omega}|_{mids_l}$   $\triangleright \ mmts_1|_{mids_r} = mmts_{\omega}|_{mids_l}$   $\triangleright \ \vec{s_l}, [], ts, mmts|_{mids_l} \xrightarrow{tr_1}^* [], [], ts_1, mmts_1|_{mids_l}$   $\triangleright \ \vec{s_l}, [], ts, mmts_{\omega}|_{mids_l} \xrightarrow{tr_1}^* [], [], ts_1, mmts_1|_{mids_l}$ 

From DISJ and  $mmts_1|_{mids_r^c} = mmts_{\omega}|_{mids_r^c}$ , we have:  $mmts_1|_{mids_1} = mmts_{\omega}|_{mids_1}$ .

## From $IH_{I}$ , we have:

$$\begin{split} \exists tr_{\mathsf{hl}}, \overrightarrow{s_{\mathsf{hl}}}, \overrightarrow{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}. \\ \overrightarrow{s_{\mathsf{l}}}, [], ts, mmts|_{mids_{\mathsf{l}}} \xrightarrow{tr_{\mathsf{hl}}}^{*} \overrightarrow{s_{\mathsf{hl}}}, \overrightarrow{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}, \underline{mmts_{\mathsf{l}}}|_{mids_{\mathsf{l}}} \land \\ tr_{\mathsf{hl}} \sim tr_{\mathsf{1}} + \underline{tr_{\mathsf{1}}} \land \\ (\mathsf{STOP}([], []) \longrightarrow [] = \overrightarrow{s_{\mathsf{hl}}} \land [] = \overrightarrow{c_{\mathsf{hl}}} \land ts_{\mathsf{1}} = ts_{\mathsf{hl}} \land mmts_{\mathsf{1}}|_{mids_{\mathsf{l}}} = \underline{mmts_{\mathsf{1}}}|_{mids_{\mathsf{l}}} \land [] \sim \underline{tr_{\mathsf{1}}}) \land \\ (\mathsf{STOP}([], []) \longrightarrow [] = \overrightarrow{s_{\mathsf{hl}}} \land [] = \overrightarrow{c_{\mathsf{hl}}} \land \underline{ts_{\mathsf{1}}} = ts_{\mathsf{hl}}). \end{split}$$

From STOP([], []), we have:

 $[] = \overrightarrow{s_{\mathsf{h}\mathsf{l}}} \land [] = \overrightarrow{c_{\mathsf{h}\mathsf{l}}} \land ts_1 = \underline{ts_1} = ts_{\mathsf{h}\mathsf{l}} \land mmts_1|_{mids_{\mathsf{l}}} = \underline{mmts_1}|_{mids_{\mathsf{l}}} \land [] \sim \underline{tr_1} .$ 

From  $mmts_{\omega}|_{mids_1} = mmts_1|_{mids_1} = \underline{mmts_1}|_{mids_1}$  and  $mmts_{\omega}|_{mids_1^c} = \underline{mmts_1}|_{mids_1^c}$ , we have:  $mmts_{\omega} = mmts_1$ .

From  $IH_r$ , we have:

 $\exists tr_{\mathsf{hr}}, \overrightarrow{s_{\mathsf{hr}}}, \overrightarrow{c_{\mathsf{hr}}}, ts_{\mathsf{hr}}, \\ \overrightarrow{s_{\mathsf{r}}}, [], ts_1, mmts_1 \xrightarrow{tr_{\mathsf{hr}}}^*_{\delta} \overrightarrow{s_{\mathsf{hr}}}, \overrightarrow{c_{\mathsf{hr}}}, ts_{\mathsf{hr}}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{hr}} \sim tr_2 + \underline{tr_2} \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hr}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hr}}} \land ts_{\omega} = ts_{\mathsf{hr}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr_2}) \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{hr}}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{hr}}} \land \underline{ts_{\omega}} = ts_{\mathsf{hr}}) .$ 

We prove the goals with  $tr_x = tr_1 + tr_{hr}$ ,  $\vec{s_x} = \vec{s_{hr}}$ ,  $\vec{c_x} = \vec{c_{hr}}$ ,  $ts_x = ts_{hr}$  as follows:

(1) From Theorem B.6.4, we have:

 $\vec{s_{\mathsf{r}}} + \vec{s_{\mathsf{r}}}, [], ts, mmts \xrightarrow{tr_1}^* \vec{s_{\mathsf{r}}}, [], ts_1, mmts_1 \xrightarrow{tr_{\mathsf{hr}}}^* \vec{s_{\mathsf{hr}}}, \vec{c_{\mathsf{hr}}}, ts_{\mathsf{hr}}, \underline{mmts_{\omega}}$ 

- (2) From  $tr_{hr} \sim tr_2 + tr_2$ , we have:  $tr_1 + tr_{hr} \sim tr + tr_2$ . From  $[] \sim tr_1$ , we have:  $tr_1 + tr_{hr} \sim tr + tr$
- (3) From  $[] \sim \underline{tr_1}$ , we have:  $(\mathsf{STOP}(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow \vec{s_\omega} = \vec{s_{\mathsf{hr}}} \land \vec{c_\omega} = \vec{c_{\mathsf{hr}}} \land ts_\omega = ts_{\mathsf{hr}} \land mmts_\omega = \underline{mmts_\omega} \land [] \sim \underline{tr})$
- (4)  $STOP(\vec{\underline{s}_{\omega}}, \vec{\underline{c}_{\omega}}) \longrightarrow \vec{\underline{s}_{\omega}} = \vec{s}_{hr} \wedge \vec{\underline{c}_{\omega}} = \vec{c}_{hr} \wedge \underline{ts_{\omega}} = ts_{hr}$

#### $\circ$ (seq-left-done, seq-left-ongoing):

For this sub-case, we have:

From Theorem B.6.7, we have:

- $\triangleright mmts_1|_{mids_r^c} = mmts_\omega|_{mids_r^c}$
- $\triangleright mmts_{\omega}|_{mids_{l}^{c}} = \underline{mmts_{\omega}}|_{mids_{l}^{c}}$
- $\triangleright \vec{s_{\mathsf{l}}}, [], ts, mmts|_{mids_{\mathsf{l}}} \xrightarrow{tr_{1}}^{*} [], [], ts_{1}, mmts_{1}|_{mids_{\mathsf{l}}}$
- $\triangleright \ \overrightarrow{s_{l}}, [], ts, mmts_{\omega}|_{mids_{l}} \xrightarrow{\underline{tr}}^{*} \overrightarrow{\underline{s_{m}}}, \overrightarrow{\underline{c_{m}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}|_{mids_{l}}$

From DISJ and  $mmts_1|_{mids_r} = mmts_{\omega}|_{mids_r}$ , we have:  $mmts_1|_{mids_1} = mmts_{\omega}|_{mids_1}$ .

#### From $IH_{I}$ , we have:

$$\begin{split} \exists tr_{\mathsf{hl}}, \overrightarrow{s_{\mathsf{hl}}}, \overrightarrow{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}.\\ \overrightarrow{s_{\mathsf{l}}}, [], ts, mmts|_{mids_{\mathsf{l}}} \xrightarrow{tr_{\mathsf{hl}}}^{*} \overrightarrow{s_{\mathsf{hl}}}, \overrightarrow{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}, \underline{mmts}_{\omega}|_{mids_{\mathsf{l}}} \land \\ tr_{\mathsf{hl}} \sim tr_{1} + \underline{tr} \land \\ (\mathsf{STOP}([], []) \longrightarrow [] = \overrightarrow{s_{\mathsf{hl}}} \land [] = \overrightarrow{c_{\mathsf{hl}}} \land ts_{1} = ts_{\mathsf{hl}} \land mmts_{1}|_{mids_{\mathsf{l}}} = \underline{mmts}_{\omega}|_{mids_{\mathsf{l}}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\overrightarrow{s_{\mathsf{m}}}, \overrightarrow{c_{\mathsf{m}}}) \longrightarrow \overrightarrow{s_{\mathsf{m}}} = \overrightarrow{s_{\mathsf{hl}}} \land (\overrightarrow{c_{\mathsf{m}}} = \overrightarrow{c_{\mathsf{hl}}} \land \underline{ts}_{\omega} = ts_{\mathsf{hl}}) . \end{split}$$

From STOP([], []), we have:

 $[] = \overrightarrow{s_{\mathsf{h}\mathsf{l}}} \land \ [] = \overrightarrow{c_{\mathsf{h}\mathsf{l}}} \land \ ts_1 = ts_{\mathsf{h}\mathsf{l}} \land \ mmts_1|_{mids_1} = \underline{mmts_{\omega}}|_{mids_1} \land \ [] \sim \underline{tr} \, .$ 

From  $mmts_{\omega}|_{mids_1} = mmts_1|_{mids_1} = \underline{mmts_{\omega}}|_{mids_1}$  and  $mmts_{\omega}|_{mids_1^c} = \underline{mmts_{\omega}}|_{mids_1^c}$ , we have:  $mmts_{\omega} = mmts_{\omega}$ .

From Theorem B.6.7, we have:  $\vec{s_1}$ , [], ts,  $mmts \xrightarrow{tr_{h_1}}^{*} []$ , [],  $ts_1$ ,  $mmts_1$ . We have  $\neg \text{STOP}(\underline{\vec{s_m}}, \underline{\vec{c_m}})$ , because otherwise, from  $IH_I$ , we have  $\underline{\vec{s_m}} = \vec{s_{hI}} = [] \land \underline{\vec{c_m}} = \vec{c_{hI}} = []$ , contradicting the assumption that  $(\underline{\vec{s_m}}, \underline{\vec{c_m}}) \neq ([], [])$ .

We prove the goals with  $tr_x = tr$ ,  $\vec{s_x} = \vec{s_\omega}$ ,  $\vec{c_x} = \vec{c_\omega}$ ,  $ts_x = ts_\omega$  as follows:

- (1)  $\vec{s_1} + \vec{s_r}$ , [], ts,  $mmts \xrightarrow{tr^*}_{\delta} \vec{s_{\omega}}$ ,  $\vec{c_{\omega}}$ ,  $ts_{\omega}$ ,  $mmts_{\omega}$
- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3)  $\overrightarrow{s_{\omega}} = \overrightarrow{s_{\omega}} \land \overrightarrow{c_{\omega}} = \overrightarrow{c_{\omega}} \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4) Since  $(\overrightarrow{s_m}, \overrightarrow{c_m}) \neq ([], [])$  and  $\neg \text{STOP}(\overrightarrow{s_m}, \overrightarrow{c_m})$ , we have:  $\neg \text{STOP}(\overrightarrow{s_\omega}, \overrightarrow{c_\omega})$

#### • (seq-left-ongoing, seq-left-done):

For this sub-case, we have:

- $\exists \vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}.$  $\vec{s_{\mathsf{l}}}, [], ts, mmts_{\omega} \xrightarrow{tr} *_{\delta} \vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}, ts_{\omega}, mmts_{\omega} \land (\vec{s_{\omega}}, \vec{c_{\omega}}) = (\vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}) + \vec{s_{\mathsf{r}}} \land (\vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}) \neq ([], [])$

From  $IH_{I}$ , we have:

 $\exists tr_{\mathsf{hl}}, \vec{s_{\mathsf{hl}}}, \vec{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}.$  $\vec{s_{\mathsf{l}}}, [], ts, mmts \quad \underline{tr_{\mathsf{hl}}}^{*}_{\delta} \vec{s_{\mathsf{hl}}}, \vec{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}, \underline{mmts_{1}} \land$  $tr_{\mathsf{hl}} \sim tr + \underline{tr_{1}} \land$  $(\mathsf{STOP}(\vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}) \longrightarrow \vec{s_{\mathsf{m}}} = \vec{s_{\mathsf{hl}}} \land \vec{c_{\mathsf{m}}} = \vec{c_{\mathsf{hl}}} \land ts_{\omega} = ts_{\mathsf{hl}} \land mmts_{\omega} = \underline{mmts_{1}} \land [] \sim \underline{tr_{1}}) \land$  $(\mathsf{STOP}([], []) \longrightarrow [] = \vec{s_{\mathsf{hl}}} \land [] = \vec{c_{\mathsf{hl}}} \land \underline{ts_{1}} = ts_{\mathsf{hl}}] .$ 

From STOP([], []), we have:  $[] = \overrightarrow{s_{hl}} \land [] = \overrightarrow{c_{hl}} \land \underline{ts_1} = ts_{hl} .$ 

We have  $\neg \text{STOP}(\vec{s_m}, \vec{c_m})$ , because otherwise, from  $IH_I$ , we have  $\vec{s_m} = \vec{s_{hI}} = [] \land \vec{c_m} = \vec{c_{hI}} = []$ , contradicting the assumption that  $(\vec{s_m}, \vec{s_m}) \neq ([], [])$ .

We prove the goals with  $tr_x = tr_{\mathsf{hl}} + \underline{tr_2}, \vec{s_x} = \vec{\underline{s_\omega}}, \vec{c_x} = \vec{\underline{c_\omega}}, ts_x = \underline{ts_\omega}$  as follows:

- (1) From  $\vec{s}_{1}$ ,  $[], ts, mmts \xrightarrow{tr_{hl}}^{*} [], [], \underline{ts_{1}}, \underline{mmts_{1}}$  and Theorem B.6.4, we have:  $\vec{s}_{1} + \vec{s}_{r}$ ,  $[], ts, mmts \xrightarrow{tr_{hl}}^{*} \vec{s}_{r}$ ,  $[], \underline{ts_{1}}, \underline{mmts_{1}} \xrightarrow{tr_{2}}^{*} \vec{s}_{\omega}, \vec{c}_{\omega}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2) From  $tr_{\mathsf{h}\mathsf{l}} \sim tr + \underline{tr_1}$ , we have:  $tr_{\mathsf{h}\mathsf{l}} + \underline{tr_2} \sim tr + \underline{tr_1} + \underline{tr_2}$ From  $tr_1 + \underline{tr_2} = \underline{tr}$ , we have:  $tr_{\mathsf{h}\mathsf{l}} + \underline{tr_2} \sim tr + \underline{tr}$
- (3) Since  $(\vec{s_m}, \vec{c_m}) \neq ([], [])$  and  $\neg \text{STOP}(\vec{s_m}, \vec{c_m})$ , we have:  $\neg \text{STOP}(\vec{s_\omega}, \vec{c_\omega})$
- (4)  $\vec{\underline{s}_{\omega}} = \vec{\underline{s}_{\omega}} \land \vec{\underline{c}_{\omega}} = \vec{\underline{c}_{\omega}} \land \underline{ts_{\omega}} = \underline{ts_{\omega}}$

#### $\circ$ (seq-left-ongoing, seq-left-ongoing):

For this case, we have:

$$\exists \vec{s_{m}}, \vec{c_{m}}, \vec{s_{l}}, [], ts, mmts_{\omega} \xrightarrow{tr}^{*} \vec{s_{m}}, \vec{c_{m}}, ts_{\omega}, mmts_{\omega} \land (\vec{s_{\omega}}, \vec{c_{\omega}}) = (\vec{s_{m}}, \vec{c_{m}}) + \vec{s_{r}} \land (\vec{s_{m}}, \vec{c_{m}}) \neq ([], [])$$

$$\exists \vec{s_{m}}, \vec{c_{m}}, \vec{s_{l}}, [], ts, mmts_{\omega} \xrightarrow{tr}^{*} \vec{s_{m}}, \vec{c_{m}}, ts_{\omega}, mmts_{\omega} \land (\vec{s_{\omega}}, \vec{c_{\omega}}) = (\vec{s_{m}}, \vec{c_{m}}) + \vec{s_{r}} \land (\vec{s_{m}}, \vec{c_{m}}) \neq ([], [])$$

From  $IH_{I}$ , we have:

 $\exists tr_{\mathsf{hl}}, \vec{s_{\mathsf{hl}}}, \vec{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}.$  $\vec{s_{\mathsf{l}}}, [], ts, mmts \xrightarrow{tr_{\mathsf{hl}}}^{*} \vec{s_{\mathsf{hl}}}, \vec{c_{\mathsf{hl}}}, ts_{\mathsf{hl}}, \underline{mmts_{\omega}} \land$  $tr_{\mathsf{hl}} \sim tr + \underline{tr} \land$  $(\mathsf{STOP}(\vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}) \longrightarrow \vec{s_{\mathsf{m}}} = \vec{s_{\mathsf{hl}}} \land \vec{c_{\mathsf{m}}} = \vec{c_{\mathsf{hl}}} \land ts_{\omega} = ts_{\mathsf{hl}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land$  $(\mathsf{STOP}(\vec{s_{\mathsf{m}}}, \vec{c_{\mathsf{m}}}) \longrightarrow \vec{s_{\mathsf{m}}} = \vec{s_{\mathsf{hl}}} \land \vec{c_{\mathsf{m}}} = \vec{c_{\mathsf{hl}}} \land \underline{ts_{\omega}} = ts_{\mathsf{hl}}).$ 

There exists  $\vec{s_y}, \vec{c_y}$  such that  $(\vec{s_y}, \vec{c_y}) = (\vec{s_{hl}}, \vec{c_{hl}}) + \vec{s_r}$ . Thus we have:  $\vec{s_l} + \vec{s_r}, [], ts, mmts \xrightarrow{tr_{hl}}^* \vec{s_y}, \vec{c_y}, ts_{hl}, mmts_{\omega}$ .

We prove the goals with  $tr_x = tr_{hl}$ ,  $\vec{s_x} = \vec{s_y}$ ,  $\vec{c_x} = \vec{c_y}$ ,  $ts_x = ts_{hl}$  as follows:

- (1)  $\vec{s}_{l} + \vec{s}_{r}$ , [], ts,  $mmts \xrightarrow{tr_{hl}}{s} \vec{s}_{y}$ ,  $\vec{c}_{y}$ ,  $ts_{hl}$ ,  $mmts_{\omega}$
- (2)  $tr_{\rm hl} \sim tr + tr$
- (3) Since  $(\vec{s_m}, \vec{c_m}) \neq ([], [])$  and  $(\vec{s_\omega}, \vec{c_\omega}) = (\vec{s_m}, \vec{c_m}) + \vec{s_r}$ , we have: STOP $(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow$  STOP $(\vec{s_m}, \vec{c_m})$ . Thus we have: STOP $(\vec{s_\omega}, \vec{c_\omega}) \longrightarrow \vec{s_\omega} = \vec{s_y} \land \vec{c_\omega} = \vec{c_y} \land ts_\omega = ts_{hl} \land mmts = \underline{mmts_\omega} \land [] \sim \underline{tr}$
- (4) Since  $(\underline{\vec{s}_{m}}, \underline{\vec{c}_{m}}) \neq ([], [])$  and  $(\underline{\vec{s}_{\omega}}, \underline{\vec{c}_{\omega}}) = (\underline{\vec{s}_{m}}, \underline{\vec{c}_{m}}) ++ \vec{s_{r}},$ we have:  $STOP(\underline{\vec{s}_{\omega}}, \underline{\vec{c}_{\omega}}) \longrightarrow STOP(\underline{\vec{s}_{m}}, \underline{\vec{c}_{m}})$ . Thus we have:  $STOP(\underline{\vec{s}_{\omega}}, \underline{\vec{c}_{\omega}}) \longrightarrow \underline{\vec{s}_{\omega}} = \vec{s_{y}} \land \underline{\vec{c}_{\omega}} = \vec{c_{y}} \land \underline{ts_{\omega}} = ts_{hl}$
- (CALL):

By assumption, we have:

- $\triangleright$  FNJ:  $\vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}. \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } [r := f(\overrightarrow{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{tr}_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \text{ EX2: } [r \coloneqq f(\overrightarrow{e} + \mathsf{mid}.lab)], [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^{+} \underline{\vec{s_{\omega}}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$

For this case, we have:

$$\triangleright RW: \Delta(f) = \mathsf{RW}$$

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

- (1)  $[r \coloneqq f(\vec{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{tr_x}^* \vec{s_x}, \vec{c_x}, ts_x, \underline{mmts_\omega}$
- (2)  $tr_x \sim tr + tr$

(3)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}$ (4)  $STOP(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x$ 

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

$$\triangleright \ [r := f(\vec{e} + \mathsf{mid}.lab)], [], ts, mmts \rightarrow_{\delta} \vec{s_1}, \vec{c_1}, ts_1, mmts_1 \xrightarrow{tr_1}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega$$

$$\triangleright \ [r \coloneqq f(\vec{e} + \mathsf{mid}.lab)], [], ts, mmts_{\omega} \to_{\delta} \ \underline{\vec{s_1}}, \underline{\vec{c_1}}, \underline{ts_1}, \underline{mmts_1} \Longrightarrow_{\delta} \underline{\vec{s_{\omega}}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{mmt$$

From FNJ, RW, and Theorem B.6.15, we have:

 $f \in dom(\Delta) \text{ and } \exists \overline{prms}, \overrightarrow{s_f}, \delta(f) = (\overline{prms}, \overrightarrow{s_f}).$ 

Since the only possible first steps are **CALL**, we have:

$$\triangleright \text{ EXB1: } [r \coloneqq f(\overrightarrow{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{\square}_{\delta} \overrightarrow{s_f}, \overrightarrow{c_1}, ts_1, mmts \xrightarrow{tr}^*_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega}$$
$$\triangleright \text{ EXB2: } [r \coloneqq f(\overrightarrow{e} + \text{mid.}lab)], [], ts, mmts_{\omega} \xrightarrow{\square}_{\delta} \overrightarrow{s_f}, \overrightarrow{c_1}, \underline{ts_1}, mmts_{\omega} \xrightarrow{tr}^*_{\delta} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, \underline{mmts_{\omega}}, \underline{s_{\omega}}, \underline{s_$$

Let  $\vec{v} = ts.regs(\vec{e})$ . We have:

$$\triangleright \ \overrightarrow{c_1} = [\texttt{fnCont}(ts.\texttt{regs}, r, [])] = \overrightarrow{c_1}$$
$$\triangleright \ ts_1 = ts \left[\texttt{regs} \mapsto \sqcup_i [prms_i \mapsto v_i]\right] = \underline{ts_1}$$

We apply Theorem B.6.13 to the later transitions of EXB1 and EXB2 and do case analysis on the lemma's conclusion:

#### $\circ$ (call-ongoing, call-ongoing):

For this sub-case, we have:

$$\exists \overrightarrow{c_{\mathsf{pfx}}}, \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + + \overrightarrow{c_1} \land \overrightarrow{s_f}, [], ts_1, mmts \xrightarrow{tr}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, ts_{\omega}, mmts_{\omega} \\ \exists \overrightarrow{c_{\mathsf{pfx}}}, \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + + \overrightarrow{c_1} \land \overrightarrow{s_f}, [], ts_1, mmts_{\omega} \xrightarrow{tr}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$$

From FNDR, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}f}, \overrightarrow{c_{\mathsf{h}f}}, \overrightarrow{ts_{\mathsf{h}f}}, ts_{\mathsf{h}f}. \\ \overrightarrow{s_f}, [], ts_1, mmts \xrightarrow{tr_{\mathsf{h}f}}^* \overrightarrow{s_{\mathsf{h}f}}, \overrightarrow{c_{\mathsf{h}f}}, ts_{\mathsf{h}f}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}f} \sim tr + + \underline{tr} \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{p}fx}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{h}f}} \land \overrightarrow{c_{\mathsf{p}fx}} = \overrightarrow{c_{\mathsf{h}f}} \land ts_{\omega} = ts_{\mathsf{h}f} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{p}fx}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{h}f}} \land \overrightarrow{c_{\mathsf{p}fx}} = \overrightarrow{c_{\mathsf{h}f}} \land \underline{ts_{\omega}} = ts_{\mathsf{h}f}) . \end{array}$ 

From Theorem B.6.5, we have:  $\vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{hf}}^* \vec{s_{hf}}, \vec{c_{hf}} + \vec{c_1}, ts_{hf}, \underline{mmts_{\omega}}$ .

We prove the goals with  $tr_x = tr_{hf}$ ,  $\vec{s_x} = \vec{s_{hf}}$ ,  $\vec{c_x} = \vec{c_{hf}} + \vec{c_1}$ ,  $ts_x = ts_{hf}$  as follows:

- (1)  $[r := f(\vec{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{[]}{\rightarrow}_{\delta} \vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{hf}}^* \vec{s_{hf}}, \vec{c_{hf}} + \vec{c_1}, ts_{hf}, \underline{mmts_{\omega}}$
- (2)  $tr_{\rm hf} \sim tr + tr$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + [\texttt{fnCont}(ts.\mathsf{regs}, r, [])]$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{\text{pfx}}} ++ [\texttt{fnCont}(ts.\text{regs}, r, [])], \text{ we have: } \neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$

#### • (CALL-ONGOING, CALL-DONE):

For this sub-case, we have:

$$\exists \vec{c}_{\mathsf{pfx}}. \vec{c}_{\omega} = \vec{c}_{\mathsf{pfx}} + \vec{c}_{1}^{*} \land \vec{s}_{f}^{*}, [], ts_{1}, mmts \xrightarrow{tr^{*}}{\delta} \vec{s}_{\omega}, \vec{c}_{\mathsf{pfx}}, ts_{\omega}, mmts_{\omega} \\ \exists \vec{s}_{r}, \vec{c}_{r}, \underline{ts}_{r}, \underline{mmts_{r}}, \underline{e}. \\ \vec{s}_{f}, [], ts_{1}, mmts_{\omega} \xrightarrow{tr_{r}}{*} (\texttt{return } \underline{e}) :: \vec{s}_{r}, \vec{c}_{r}, \underline{ts}_{r}, \underline{mmts_{r}} \land \\ (\texttt{return } \underline{e}) :: \vec{s}_{r}, \vec{c}_{r} + \vec{c}_{1}, \underline{ts_{r}}, \underline{mmts_{r}} \xrightarrow{\square}{\delta} \vec{s}_{\omega}, \vec{c}_{\omega}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \land \\ \vec{s}_{\omega} = [] \land \vec{c}_{\omega} = [] \end{cases}$$

From FNDR, we have:

 $\exists tr_{\mathsf{h}f}, \overrightarrow{\mathsf{sh}f}, \overrightarrow{\mathsf{ch}f}, ts_{\mathsf{h}f}. \\ \overrightarrow{sf}, [], ts_1, mmts \xrightarrow{tr_{\mathsf{h}f}}^* \overrightarrow{\mathsf{sh}f}, \overrightarrow{\mathsf{ch}f}, ts_{\mathsf{h}f}, \underline{mmts_{\mathsf{r}}} \land \\ tr_{\mathsf{h}f} \sim tr + \underline{tr} \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{\mathsf{cpfx}}) \longrightarrow \overrightarrow{s_{\omega}} = \overrightarrow{\mathsf{sh}f} \land \overrightarrow{\mathsf{cpfx}} = \overrightarrow{\mathsf{ch}f} \land ts_{\omega} = ts_{\mathsf{h}f} \land mmts_{\omega} = \underline{mmts_{\mathsf{r}}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\operatorname{return} \underline{e}) :: \overrightarrow{s_{\mathsf{r}}}, \overrightarrow{c_{\mathsf{r}}}) \longrightarrow (\operatorname{return} \underline{e}) :: \overrightarrow{s_{\mathsf{r}}} = \overrightarrow{\mathsf{sh}f} \land \overrightarrow{c_{\mathsf{r}}} = ts_{\mathsf{h}f}) .$ 

 $\begin{array}{l} \mbox{From Loops}(\overrightarrow{c_{r}}) \mbox{ and } \mbox{STOP}((\mbox{return } \underline{e}) :: \overrightarrow{s_{r}}, \overrightarrow{c_{r}}), \mbox{ we have:} \\ (\mbox{return } \underline{e}) :: \overrightarrow{s_{r}} = \overrightarrow{s_{hf}} \ \land \ \overrightarrow{c_{r}} = \overrightarrow{c_{hf}} \ \land \ \underline{ts_{r}} = ts_{hf} \ . \end{array}$ 

# From Theorem B.6.5, we have:

 $\vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{hf}}^* (\texttt{return } \underline{e}) :: \vec{\underline{s_r}}, \vec{\underline{c_r}} \leftrightarrow \vec{c_1}, \underline{ts_r}, \underline{mmts_r} \,.$ 

We prove the goals with  $tr_x = tr_{hf}$ ,  $\vec{s_x} = []$ ,  $\vec{c_x} = []$ ,  $ts_x = \underline{ts_\omega}$  as follows:

- (1)  $[r := f(\vec{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{\square}_{\delta} \vec{s_f}, \vec{c_1}, ts_1, mmts$  $\xrightarrow{tr_{hf}}^{*} (\text{return } \underline{e}) :: \vec{s_r}, \vec{c_r} + \vec{c_1}, ts_r, \underline{mmts_r} \xrightarrow{\square}_{\delta} [], [], \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2)  $tr_{hf} \sim tr + tr$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + [\texttt{fnCont}(ts.regs, r, [])], we have: \neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4)  $[] = [] \land [] = [] \land \underline{ts_{\omega}} = \underline{ts_{\omega}}$

# $\circ$ (call-done, call-ongoing):

For this sub-case, we have:

 $\exists \vec{s_{r}}, \vec{c_{r}}, ts_{r}, mmts_{r}, e.$   $\vec{s_{f}}, [], ts_{1}, mmts \xrightarrow{tr_{r}}^{*} (\texttt{return } e) ::: \vec{s_{r}}, \vec{c_{r}}, ts_{r}, mmts_{r} \land$   $(\texttt{return } e) ::: \vec{s_{r}}, \vec{c_{r}} + \vec{c_{1}}, ts_{r}, mmts_{r} \xrightarrow{\square}_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega} \land$   $\vec{s_{\omega}} = [] \land \vec{c_{\omega}} = []$   $\exists \vec{c_{pfx}}. \ \vec{c_{\omega}} = \vec{c_{pfx}} + \vec{c_{1}} \land \vec{s_{f}}, [], ts_{1}, mmts_{\omega} \xrightarrow{tr_{r}}^{*} \vec{s_{\omega}}, \vec{c_{pfx}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$ 

From FNDR, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}f}, \overrightarrow{\mathsf{sh}f}, \overrightarrow{\mathsf{chf}}, ts_{\mathsf{h}f}. \\ \overrightarrow{sf}, [], ts_1, mmts \quad \overrightarrow{tr_{\mathsf{h}f}} \stackrel{*}{\underset{\delta}{}} \overrightarrow{\mathsf{sh}f}, \overrightarrow{\mathsf{chf}}, ts_{\mathsf{h}f}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}f} \sim tr + \underline{tr} \land \\ (\mathsf{STOP}((\mathsf{return} \ e) :: \overrightarrow{s_{\mathsf{r}}}, \overrightarrow{c_{\mathsf{r}}}) \longrightarrow \\ (\mathsf{return} \ e) :: \overrightarrow{s_{\mathsf{r}}} = \overrightarrow{s_{\mathsf{h}f}} \land \overrightarrow{c_{\mathsf{r}}} = \overrightarrow{c_{\mathsf{h}f}} \land ts_{\mathsf{r}} = ts_{\mathsf{h}f} \land mmts_{\mathsf{r}} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}) \longrightarrow \underline{s_{\omega}} = \overrightarrow{s_{\mathsf{h}f}} \land \overrightarrow{c_{\mathsf{pfx}}} = \overrightarrow{c_{\mathsf{h}f}} \land ts_{\mathsf{r}} = ts_{\mathsf{h}f}) . \end{array}$ 

$$\begin{split} & \text{From Loops}(\overrightarrow{c_{\mathsf{r}}}) \text{ and } \mathsf{STOP}((\texttt{return } e) :: \overrightarrow{s_{\mathsf{r}}}, \overrightarrow{c_{\mathsf{r}}}), \text{ we have:} \\ & (\texttt{return } e) :: \overrightarrow{s_{\mathsf{r}}} = \overrightarrow{s_{\mathsf{h}f}} \ \land \ \overrightarrow{c_{\mathsf{r}}} = \overrightarrow{c_{\mathsf{h}f}} \ \land \ ts_{\mathsf{r}} = ts_{\mathsf{h}f} \ \land \ mmts_{\mathsf{r}} = \underline{mmts_{\omega}} \ \land \ [] \sim \underline{tr} \ . \end{split}$$

From Theorem B.6.5, we have:  $\vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{hf}}^* (return e) :: \vec{s_r}, \vec{c_r} + \vec{c_1}, ts_r, mmts_r.$ 

#### From **RETURN** step, we have:

 $mmts_r = mmts_\omega$  .

We prove the goals with  $tr_x = tr, \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_\omega$  as follows:

- (1)  $[r := f(\vec{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{tr}^*_{\delta} [], [], ts_{\omega}, mmts_{r}$
- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\mathsf{r}} = mmts_{\omega} \land [] \sim tr$
- (4) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + [\texttt{fnCont}(ts.\mathsf{regs}, r, [])]$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$

## • (CALL-DONE, CALL-DONE):

For this sub-case, we have:

$$\exists \vec{s_r}, \vec{c_r}, ts_r, mmts_r, e.$$

$$\vec{s_f}, [], ts_1, mmts \xrightarrow{tr_r}^* (return e) :: \vec{s_r}, \vec{c_r}, ts_r, mmts_r \land$$

$$(return e) :: \vec{s_r}, \vec{c_r} + t\vec{c_1}, ts_r, mmts_r \xrightarrow{\square}_{\delta} \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega \land$$

$$\vec{s_\omega} = [] \land \vec{c_\omega} = []$$

$$\exists \vec{s_r}, \vec{c_r}, ts_r, mmts_r, \underline{e}.$$

$$\vec{s_f}, [], ts_1, mmts_\omega \xrightarrow{tr_r}^* (return \underline{e}) :: \vec{s_r}, \vec{c_r}, ts_r, mmts_r \land$$

$$(return \underline{e}) :: \vec{s_r}, \vec{c_r} + t\vec{c_1}, ts_r, mmts_r \xrightarrow{\square}_{\delta} \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega \land$$

$$\vec{s_\omega} = [] \land \vec{c_\omega} = []$$

From FNDR, we have:

$$\exists tr_{hf}, \overrightarrow{s_{hf}}, \overrightarrow{c_{hf}}, ts_{hf}. \\ \overrightarrow{s_{f}}, [], ts_{1}, mmts \xrightarrow{tr_{hf}}^{*} \overrightarrow{s_{hf}}, \overrightarrow{c_{hf}}, ts_{hf}, \underline{mmts_{r}} \land \\ tr_{hf} \sim tr + \underline{tr} \land \\ (\text{STOP}((\text{return } e) :: \overrightarrow{s_{r}}, \overrightarrow{c_{r}}) \longrightarrow \\ (\text{return } e) :: \overrightarrow{s_{r}} = \overrightarrow{s_{hf}} \land \overrightarrow{c_{r}} = \overrightarrow{c_{hf}} \land ts_{r} = ts_{hf} \land mmts_{r} = \underline{mmts_{r}} \land [] \sim \underline{tr}) \land$$

 $(\mathsf{STOP}((\texttt{return } \underline{e}) :: \overrightarrow{s_r}, \overrightarrow{c_r}) \longrightarrow (\texttt{return } \underline{e}) :: \overrightarrow{s_r} = \overrightarrow{s_{hf}} \land \overrightarrow{c_r} = \overrightarrow{c_{hf}} \land \underline{ts_r} = ts_{hf}).$ 

From  $\text{Loops}(\vec{c_r})$ ,  $\text{STOP}((\text{return } e) :: \vec{s_r}, \vec{c_r})$ ,  $\text{Loops}(\vec{c_r})$  and  $\text{STOP}((\text{return } \underline{e}) :: \vec{s_r}, \vec{c_r})$ , we have:  $(\text{return } \underline{e}) :: \vec{s_r} = \vec{s_{hf}} \land \vec{c_r} = \vec{c_{hf}} \land ts_r = \underline{ts_r} = ts_{hf} \land mmts_r = \underline{mmts_r} \land [] \sim \underline{tr}$ .

From Theorem B.6.5, we have:

 $\vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{\mathsf{hf}}}^*_{\delta} (\texttt{return } \underline{e}) :: \vec{s_r}, \vec{c_r} \leftrightarrow \vec{c_1}, ts_r, mmts_r.$ 

From **RETURN** step, we have:

- $\triangleright \text{ Let } v = ts_{\mathsf{r}}.\mathsf{regs}(e). \text{ We have } ts_{\omega} = ts_{\mathsf{r}} \left[\mathsf{regs} \mapsto ts.\mathsf{regs}\left[r \mapsto v\right]\right] = \underline{ts_{\omega}}.$
- $\triangleright \ mmts_{\mathsf{r}} = mmts_{\omega} = \underline{mmts_{\omega}}$

We prove the goals with  $tr_x = tr_{hf}$ ,  $\vec{s_x} = []$ ,  $\vec{c_x} = []$ ,  $ts_x = ts_{\omega}$  as follows:

- (1)  $[r \coloneqq f(\vec{e} + \text{mid.}lab)], [], ts, mmts \xrightarrow{\square}_{\delta} \vec{s_f}, \vec{c_1}, ts_1, mmts \xrightarrow{tr_{hf}}^{*} \vec{c_1}, \vec{s_1}, \vec{mts}, \vec{tr_{hf}} \xrightarrow{*} (\text{return } \underline{e}) :: \vec{\underline{s_r}}, \vec{\underline{c_r}} + \vec{c_1}, ts_r, mmts_r \xrightarrow{\square}_{\delta} [], [], ts_{\omega}, mmts_r$
- (2)  $tr_{\rm hf} \sim tr + tr$
- (3) [] = []  $\land$  [] = []  $\land$   $ts_{\omega} = ts_{\omega} \land mmts_{\mathsf{r}} = \underline{mmts_{\mathsf{r}}} \land$  []  $\sim \underline{tr}$
- (4)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega}$

### • (LOOP-SIMPLE):

This case is a simplification of the next case for (LOOP).

# • (LOOP):

By assumption, we have:

- $\, \triangleright \, \operatorname{FNJ:} \vdash \delta : \Delta$
- $\triangleright \text{ FNDR: } \forall f, \overrightarrow{prms}, \overrightarrow{s_f}, \Delta(f) = \mathsf{RW} \longrightarrow \delta(f) = (\overrightarrow{prms}, \overrightarrow{s_f}) \longrightarrow \mathsf{DR}(\delta, \overrightarrow{s_f})$
- $\triangleright \text{ EX1: } [\texttt{loop } r \ e \ ((r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s})], [], ts, mmts \ \stackrel{tr}{\longrightarrow}^+_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}) \in \mathbb{C}$
- $\triangleright \text{ EX2: } [\texttt{loop } r \ e \ ((r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s})], [], ts, mmts_{\omega} \xrightarrow{tr}^{+} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}) \xrightarrow{tr}^{+} \vec{s_{\omega}}, \vec{s_{\omega}}, ts_{\omega}, mmts_{\omega})$

#### For this case, we have:

- $\triangleright$  BODY:  $\Delta \vdash_{labs} \vec{s}$
- $\triangleright \ NIN: lab \notin labs$
- $\vdash IH: \forall tr, \underline{tr}, \overrightarrow{s_{\omega}}, \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts, ts_{\omega}, \underline{ts_{\omega}}, mmts, mmts_{\omega}, \underline{mmts_{\omega}}.$  $\overrightarrow{s}, [], ts, mmts \xrightarrow{tr}^{*} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, ts_{\omega}, mmts_{\omega} \longrightarrow$  $\overrightarrow{s}, [], ts, mmts_{\omega} \xrightarrow{\underline{tr}}^{*} \overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \longrightarrow$  $\exists tr_{h}, \overrightarrow{s_{h}}, \overrightarrow{c_{h}}, ts_{h}.$  $\overrightarrow{s}, [], ts, mmts \xrightarrow{tr_{h}}^{*} \overrightarrow{s_{h}}, \overrightarrow{c_{h}}, ts_{h}, mmts_{\omega} \land$

 $\begin{array}{l} tr_{\mathsf{h}} \sim tr \ + \ \underline{tr} \ \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \ \longrightarrow \ \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{h}}} \ \land \ \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{h}}} \ \land \ ts_{\omega} = ts_{\mathsf{h}} \ \land \ mmts_{\omega} = \underline{mmts_{\omega}} \ \land \ [] \sim \underline{tr}) \ \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}}) \ \longrightarrow \ \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathsf{h}}} \ \land \ \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{h}}} \ \land \ \underline{ts_{\omega}} = ts_{\mathsf{h}}) \end{array}$ 

We aim to prove the following goals:  $\exists tr_x, \vec{s_x}, \vec{c_x}, ts_x$ .

(1)  $[\text{loop } r \ e \ ((r \coloneqq \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s})], [], ts, mmts \xrightarrow{tr_x}^* \vec{s_x}, \vec{c_x}, ts_x, \underline{mmts_\omega}$ 

(2) 
$$tr_x \sim tr + tr$$

(3) 
$$\text{STOP}(\vec{s_{\omega}}, \vec{c_{\omega}}) \longrightarrow \vec{s_{\omega}} = \vec{s_x} \land \vec{c_{\omega}} = \vec{c_x} \land ts_{\omega} = ts_x \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}$$

(4) 
$$\text{STOP}(\vec{\underline{s}_{\omega}}, \vec{\underline{c}_{\omega}}) \longrightarrow \vec{\underline{s}_{\omega}} = \vec{s}_x \land \vec{\underline{c}_{\omega}} = \vec{c}_x \land \underline{ts_{\omega}} = ts_x$$

From EX1 and EX2, there exists  $\vec{s_1}, \vec{c_1}, ts_1, mmts_1, \vec{s_1}, \vec{c_1}, ts_1, mmts_1$  such that:

- $\triangleright [\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts \\ \rightarrow_{\delta} \ \vec{s_{b}}, \vec{c_{b}}, ts_{b}, mmts_{b} \ \stackrel{tr_{b}}{\longrightarrow} \vec{s} \ \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, mmts_{\omega}$
- $\triangleright \ [\texttt{loop} \ r \ e \ ((r \coloneqq \texttt{chkpt}([\texttt{return} \ r], \texttt{mid}.lab)) :: \vec{s})], [], ts, mmts_{\omega} \\ \rightarrow_{\delta} \ \underline{\vec{s_b}}, \underline{\vec{c_b}}, \underline{ts_b}, \underline{mmts_b} \ \underline{\overset{tr_b}{\longrightarrow}}^*_{\delta} \ \underline{\vec{s_\omega}}, \underline{\vec{c_\omega}}, \underline{ts_\omega}, \underline{mmts_{\omega}}$

Let  $mid_{pfx} = ts.regs(mid)$  and  $mids = \mu(mid_{pfx}, labs)$ .

Since the only possible first steps are **LOOP**, we have:

- $\begin{array}{l} \succ \ \text{EXB1: } [\texttt{loop } r \ e \ ((r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s})], [], ts, mmts \\ \stackrel{\square}{\longrightarrow}_{\delta} \ (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts \ \stackrel{tr}{\longrightarrow}_{\delta}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega \end{array}$
- $\begin{array}{l} \triangleright \ \operatorname{EXB2:} \ [\operatorname{loop} \ r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} \ r], \operatorname{mid}.lab)) :: \ \overrightarrow{s})], [], ts, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ (r \coloneqq \operatorname{chkpt}([\operatorname{return} \ r], \operatorname{mid}.lab)) :: \ \overrightarrow{s}, \underline{\overrightarrow{c_b}}, \underline{ts_b}, mmts_{\omega} \ \xrightarrow{\underline{tr}}^*_{\delta} \ \underline{\overrightarrow{s_{\omega}}}, \underline{\overrightarrow{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \end{array} \end{array}$

If EXB2's later transitions are empty, the proof is essentially the same with the case that EX2 itself is empty transitions (the entire proof's first case). From now on, we prove for the case that EXB2's later transitions are not empty.

Let v = ts.regs(e). We have:

$$\triangleright \ \overrightarrow{c_{b}} = [\texttt{loopCont}(ts.regs, r, (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, [])] = \underline{\overrightarrow{c_{b}}}$$
$$\triangleright \ ts_{b} = ts \left[\texttt{regs} \mapsto ts.\text{regs}[r \mapsto v]\right] = \underline{ts_{b}}$$

We apply Theorem B.6.10 to EXB1's later transitions and do case analysis on the lemma's conclusion:

• (LOOP-DONE):

For this sub-case, we have:

$$(r := \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts \xrightarrow{tr/\vec{c_b}^*} (\mathsf{break}) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_\omega \land \vec{s_\omega} = [] \land \vec{c_\omega} = [] \land ts_\omega = \langle \mathsf{regs} : ts.\mathsf{regs}; \mathsf{time} : ts_r.\mathsf{time} \rangle.$$

We identify the first execution's last iteration by applying Theorem B.6.12 as follows:

We do a case analysis on

 $(r := \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s}, [], ts_1, mmts_1 \xrightarrow{tr_2}^* (\text{break}) :: \vec{s_r}, [], ts_r, mmts_{\omega}: \text{chkpt-call or chkpt-replay.}$ 

#### · (CHKPT-CALL):

From the semantics, EX1 can take only the following steps:

 $\begin{array}{l} (r \coloneqq \mathsf{chkpt}([\mathsf{return}\;r],\mathsf{mid}.lab)) :: \vec{s}, [], ts_1, mmts_1 \\ \xrightarrow{\square}_{\delta} \; [\mathsf{return}\;r], \overrightarrow{c_{\mathsf{chk}}}, ts_1, mmts_1 \\ \xrightarrow{\square}_{\delta} \; \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \\ \xrightarrow{tr_2}_{\delta} \; (\mathsf{break}) :: \vec{s_r}, [], ts_r, mmts_{\omega} \; . \end{array}$ 

From Theorem B.6.7, we have:

 $mmts_{(1,1)}|_{mids^{\mathsf{c}}} = mmts_{\omega}|_{mids^{\mathsf{c}}}$ .

From NIN, we have:  $mmts_{(1,1)}[mid] = mmts_{\omega}[mid]$ .

From Theorem B.6.14, we have:  $ts_{b}$ .time  $\leq ts_{1}$ .time .

From  $ts_1$ .time  $< mmts_{(1,1)}[mid]$ .time  $= mmts_{\omega}[mid]$ .time, by **CHKPT-REPLAY**, we have:  $(r := \text{chkpt}([\text{return } r], \text{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_{\omega} \stackrel{\square}{\longrightarrow} \delta \quad \vec{s}, \vec{c_b}, \underline{ts_1}, mmts_{\omega}$ .

From  $ts_{(1,1)}.regs(r) = mmts_{(1,1)}[mid].val = mmts_{\omega}[mid].val = \underline{ts_1}.regs(r)$ and  $ts_{(1,1)}.time = mmts_{(1,1)}[mid].time = mmts_{\omega}[mid].time = \underline{ts_1}.time$ , we have:  $ts_{(1,1)} = \underline{ts_1}$ .

We apply Theorem B.6.10 to EXB2's later transitions,  $(r \coloneqq \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{tr} \delta (\vec{s_\omega}, \vec{ts_\omega}, \underline{mmts_\omega}, mmts_\omega)$ , and do case analysis on the lemma's conclusion:

† (LOOP-DONE):

For this sub-case, we have:  $(r \coloneqq \mathsf{chkpt}([\mathsf{return}\ r], \mathsf{mid}.lab)) :: \vec{s}, \vec{c_{\mathsf{b}}}, ts, mmts_{\omega}$   $\stackrel{\underline{\mathbb{I}}}{\longrightarrow}_{\delta} \vec{s}, \vec{c_{\mathsf{b}}}, ts_{(1,1)}, mmts_{\omega}$   $\stackrel{\underline{tr}/\vec{c_{\mathsf{b}}}}{\longrightarrow}_{\delta}^{*} (\mathsf{break}) :: \vec{\underline{s_{\mathsf{r}}}}, \vec{c_{\mathsf{b}}}, \underline{ts_{\mathsf{r}}}, \underline{mmts_{\omega}} \wedge$   $\overrightarrow{\underline{s_{\omega}}} = [] \land \overrightarrow{\underline{c_{\omega}}} = [] \land \underline{ts_{\omega}} = \langle \mathsf{regs} : ts.\mathsf{regs}; \mathsf{time} : \underline{ts_{\mathsf{r}}}.\mathsf{time} \rangle \ .$ 

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, \vec{c_b}, ts, mmts_{\omega}$  $\xrightarrow{\underline{tr}/\vec{c_b}}^* (\mathsf{break}) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_{\omega}$ .

# ‡ (first-done):

For this sub-case, we have:

$$\begin{split} \exists \vec{\underline{s_2}}, \underline{ts_2}, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \ \underline{tr} &= \underline{tr_1} + \underline{tr_2} \ \land \\ (r \coloneqq \mathsf{chkpt}([\mathsf{return} \ r], \mathsf{mid.} lab)) :: \ \vec{s}, [], ts_{\mathsf{b}}, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{\underline{tr_1}}^* (\texttt{continue} \ e) :: \ \underline{\underline{s_2}}, [], \underline{ts_2}, \underline{mmts_2} \ \land \\ (\texttt{continue} \ e) :: \ \underline{\underline{s_2}}, \vec{c_{\mathsf{b}}}, \underline{ts_2}, \underline{mmts_2} \ \xrightarrow{\underline{tr_2/c_{\mathsf{b}}}^*} (\texttt{break}) :: \ \underline{\underline{s_r}}, \vec{c_{\mathsf{b}}}, \underline{ts_r}, \underline{mmts_{\omega}} \ . \end{split}$$

## From IH, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*} \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{2}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr_{1}} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathsf{r}}}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_{\mathsf{r}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land ts_{\mathsf{r}} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{continue} \ e) :: \underline{\vec{s_{2}}}, []) \longrightarrow (\mathsf{continue} \ e) :: \underline{\vec{s_{2}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_{2}} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_{\omega}} = \vec{s_h} = (\text{continue } e) :: \vec{s_2}$ , which is a contradiction.

# ‡ (first-ongoing):

For this sub-case, we have:

$$\begin{split} (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, [], ts, mmts_{\omega} \xrightarrow{[]}{\to}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \xrightarrow{\underline{tr}}^*_{\delta} (\texttt{break}) :: \vec{\underline{s_r}}, [], \underline{ts_r}, \underline{mmts_{\omega}} \,. \end{split}$$

From IH, we have:

 $\exists tr_{\mathsf{h}}, \overrightarrow{s_{\mathsf{h}}}, \overrightarrow{c_{\mathsf{h}}}, ts_{\mathsf{h}}.$ 

 $\vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{h}}^{*} \vec{s_{h}}, \vec{c_{h}}, ts_{h}, \underline{mmts_{\omega}} \land tr_{h} \sim tr_{2} + \underline{tr} \land (STOP((break) :: \vec{s_{r}}, []) \longrightarrow (break) :: \vec{s_{r}} = \vec{s_{h}} \land [] = \vec{c_{h}} \land ts_{r} = ts_{h} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land (STOP((break) :: \vec{s_{r}}, []) \longrightarrow (break) :: \vec{s_{r}} = \vec{s_{h}} \land [] = \vec{c_{h}} \land ts_{r} = ts_{h} \land$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((break) ::  $\vec{s_r}$ , []), we have: (break) ::  $\vec{s_r} = (\text{break}) :: \vec{s_r} = \vec{s_h}$  $\land$  [] =  $\vec{c_h} \land ts_r = ts_r = ts_h \land mmts_{\omega} = mmts_{\omega} \land$  []  $\sim tr$ .

From  $ts_r = \underline{ts_r}$ , we have:  $ts_{\omega} = ts_{\omega}$ . We prove the goals with  $tr_x = tr, \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid.} lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr}^*_{\delta} (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_{\omega} \xrightarrow{\square}_{\delta} [], [], ts_r, mmts_{\omega}$
- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega}$

#### † (LOOP-ONGOING):

For this sub-case, we have:

$$(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{\mathsf{b}}, mmts_{\omega} \xrightarrow{\underline{tr}/\overrightarrow{c_{\mathsf{b}}}^*} \overrightarrow{\underline{s_{\omega}}}, \overrightarrow{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$$

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{\underline{tr}/\vec{c_b}}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, \underline{mmts_\omega}$ .

‡ (first-done):

For this sub-case, we have:  $\exists \vec{s_2}, ts_2, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \underline{tr} = \underline{tr_1} + \underline{tr_2} \land \\ (r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, [], ts_b, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \xrightarrow{\underline{tr_1}}^*_{\delta} (\mathsf{continue} e) :: \vec{s_2}, [], \underline{ts_2}, \underline{mmts_2} \land \\ (\mathsf{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2} \xrightarrow{\underline{tr_2/c_b}}^*_{\delta} \vec{s_{\omega}}, \vec{c_{\omega}}, ts_{\omega}, \underline{mmts_{\omega}} .$ 

From *IH*, we have:

 $\begin{array}{l} \exists tr_{\mathbf{h}}, \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathbf{h}}}^{*} \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}, \underline{mmts_{2}} \land \\ tr_{\mathbf{h}} \sim tr_{2} + \underline{tr_{1}} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathbf{r}}}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_{\mathbf{r}}} = \vec{s_{\mathbf{h}}} \land [] = \vec{c_{\mathbf{h}}} \land ts_{\mathbf{r}} = ts_{\mathbf{h}} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{continue} \ e) :: \underline{\vec{s_{2}}}, []) \longrightarrow (\mathsf{continue} \ e) :: \underline{\vec{s_{2}}} = \vec{s_{\mathbf{h}}} \land [] = \vec{c_{\mathbf{h}}} \land \underline{ts_{2}} = ts_{\mathbf{h}}) . \end{array}$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_{\omega}} = \vec{s_h} = (\text{continue } e) :: \vec{s_2}$ , which is a contradiction.

### ‡ (first-ongoing):

For this sub-case, we have:

 $\begin{array}{l} \exists \overrightarrow{c_{\mathsf{pfx}}}, \ \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}} \land \\ (r \coloneqq \mathsf{chkpt}([\mathsf{return} \ r], \mathsf{mid}.lab)) :: \ \overrightarrow{s}, [], ts, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \overrightarrow{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{tr}_{\delta}^* \ \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, ts_{\omega}, \underline{mmts_{\omega}} \end{array}$ 

From *IH*, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \overrightarrow{s_{\mathsf{h}}}, \overrightarrow{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \\ \overrightarrow{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*} \overrightarrow{s_{\mathsf{h}}}, \overrightarrow{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr} \land \end{array}$ 

 $\begin{array}{l} (\mathsf{STOP}((\mathsf{break}) :: \vec{s_r}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_r} = \vec{s_h} \land [] = \vec{c_h} \land ts_r = ts_h \land mmts_\omega = \underline{mmts_\omega} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\vec{s_\omega}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_\omega} = \vec{s_h} \land \vec{c_{\mathsf{pfx}}} = \vec{c_h} \land \underline{ts_\omega} = ts_h) . \end{array}$ 

From  $\mathsf{STOP}((\mathtt{break}) :: \overrightarrow{s_r}, []),$  we have:

 $(\texttt{break}):: \vec{s_{\mathsf{r}}} = \vec{s_{\mathsf{h}}}$ 

 $\wedge \ [] = \overrightarrow{c_{\mathsf{h}}} \ \wedge \ ts_{\mathsf{r}} = ts_{\mathsf{h}} \ \wedge \ mmts_{\omega} = \underline{mmts_{\omega}} \ \wedge \ [] \sim \underline{tr} \,.$ 

We prove the goals with  $tr_x = tr, \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr}^{*}_{\delta} (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_{\omega} \xrightarrow{\square}_{\delta} [], [], ts_r, mmts_{\omega}$
- (2) From []  $\sim \underline{tr}$ , we have:  $tr \sim tr + \underline{tr}$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, )$

#### · (CHKPT-REPLAY):

For this sub-case, we have:

 $\begin{array}{l} (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, [], ts_1, mmts_1 \\ \xrightarrow{\square}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_1 \\ \xrightarrow{tr_2}^*_{\delta} (\texttt{break}) :: \vec{s_r}, [], ts_r, mmts_{\omega}. \end{array}$ 

From Theorem B.6.7, we have:

 $mmts_1|_{mids^c} = mmts_{\omega}|_{mids^c}$ .

From NIN, we have:  $mmts_1[mid] = mmts_{\omega}[mid]$ .

From Theorem B.6.14, we have:  $ts_b$ .time  $\leq ts_1$ .time .

From  $ts_1$ .time  $< mmts_1[mid]$ .time  $= mmts_{\omega}[mid]$ .time, by **CHKPT-REPLAY**, we have:  $(r := \text{chkpt}([\text{return } r], \text{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_{\omega} \xrightarrow{\square}_{\delta} \vec{s}, \vec{c_b}, ts_1, mmts_{\omega}$ .

From  $ts_{(1,1)}.regs(r) = mmts_1[mid].val = mmts_{\omega}[mid].val = \underline{ts_1}.regs(r)$ and  $ts_{(1,1)}.time = mmts_1[mid].time = mmts_{\omega}[mid].time = \underline{ts_1}.time$ , we have:  $ts_{(1,1)} = \underline{ts_1}$ .

We apply Theorem B.6.10 to to EXB2's later transitions,  $(r := \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{tr} \delta^* \underline{s_\omega}, \underline{c_\omega}, \underline{ts_\omega}, \underline{mmts_\omega},$ and do case analysis on the lemma's conclusion:

† (loop-done):

For this sub-case, we have:

 $\begin{array}{l} (r\coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts, mmts_{\omega} \\ \stackrel{\square}{\longrightarrow}_{\delta} \quad \overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{(1,1)}, mmts_{\omega} \end{array}$ 

$$\begin{array}{c} \underline{tr}/\overrightarrow{c_{b}}^{*} & \\ \end{array} \overset{*}{\longrightarrow} \delta & (\texttt{break}) :: \overrightarrow{s_{r}}, \overrightarrow{c_{b}}, \underline{ts_{r}}, \underline{mmts_{\omega}} & \land \\ \overrightarrow{s_{\omega}} = [] & \land \ \overrightarrow{c_{\omega}} = [] & \land \ \underline{ts_{\omega}} = \langle \texttt{regs} : ts.\texttt{regs}; \texttt{time}: \underline{ts_{r}}.\texttt{time} \rangle \end{array}$$

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts, mmts_{\omega} \xrightarrow{\underline{tr}/\vec{c_b}}^*$  (break)  $:: \vec{\underline{s_r}}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}}$ .

# ‡ (first-done):

For this sub-case, we have:  $\exists \underline{\vec{s_2}}, \underline{ts_2}, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \underline{tr} = \underline{tr_1} + \underline{tr_2} \land \\ (r \coloneqq \mathtt{chkpt}([\mathtt{return } r], \mathtt{mid}.lab)) :: \vec{s}, [], ts_{\mathtt{b}}, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \xrightarrow{\underline{tr_1}}^*_{\delta} (\mathtt{continue } e) :: \underline{\vec{s_2}}, [], \underline{ts_2}, \underline{mmts_2} \land \\ (\mathtt{continue } e) :: \underline{\vec{s_2}}, \vec{c_{\mathtt{b}}}, \underline{ts_2}, \underline{mmts_2} \xrightarrow{\underline{tr_2}/\vec{c_b}}^* (\mathtt{break}) :: \vec{s_r}, \vec{c_{\mathtt{b}}}, \underline{ts_r}, \underline{mmts_{\omega}} .$ 

#### From *IH*, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_1 \xrightarrow{tr_{\mathsf{h}}}^* \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_2} \land \\ tr_{\mathsf{h}} \sim tr_2 + \underline{tr_1} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathsf{r}}}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_{\mathsf{r}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land ts_{\mathsf{r}} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_2} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{continue} \ e) :: \underline{s_2}, []) \longrightarrow (\mathsf{continue} \ e) :: \underline{s_2} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_2} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_{\omega}} = \vec{s_h} = (\text{continue } e) :: \vec{s_2}$ , which is a contradiction.

# ‡ (first-ongoing):

For this sub-case, we have:

 $\begin{array}{l} (r\coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid.} lab)) :: \vec{s}, [], ts, mmts_{\omega} \\ \stackrel{[]}{\longrightarrow}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \stackrel{\underline{tr}}{\longrightarrow}^{*}_{\delta} (\texttt{break}) :: \vec{\underline{s_r}}, [], \underline{ts_r}, \underline{mmts_{\omega}} \end{array}.$ 

From IH, we have:

 $\begin{array}{l} \exists tr_{\mathbf{h}}, \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{1} \xrightarrow{tr_{\mathbf{h}}}^{*} \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathbf{h}} \sim tr_{2} + \underline{tr} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathbf{r}}}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_{\mathbf{r}}} = \vec{s_{\mathbf{h}}} \land [] = \vec{c_{\mathbf{h}}} \land ts_{\mathbf{r}} = ts_{\mathbf{h}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{\underline{s_{\mathbf{r}}}}, []) \longrightarrow (\mathsf{break}) :: \vec{\underline{s_{\mathbf{r}}}} = \vec{s_{\mathbf{h}}} \land [] = \vec{c_{\mathbf{h}}} \land ts_{\mathbf{r}} = ts_{\mathbf{h}} \land [] = \vec{c_{\mathbf{h}}} \land \underline{ts_{\mathbf{r}}} = ts_{\mathbf{h}}) . \end{array}$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((break) ::  $\vec{s_r}$ , []), we have: (break) ::  $\vec{s_r} = (\text{break}) :: \vec{s_r} = \vec{s_h}$  $\land$  [] =  $\vec{c_h} \land ts_r = \underline{ts_r} = ts_h \land mmts_{\omega} = \underline{mmts_{\omega}} \land$  []  $\sim \underline{tr}$ .

From  $ts_r = \underline{ts_r}$ , we have:  $ts_{\omega} = ts_{\omega}$ . We prove the goals with  $tr_x = tr$ ,  $\vec{s_x} = []$ ,  $\vec{c_x} = []$ ,  $ts_x = ts_\omega$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \overrightarrow{s})], [], ts, mmts$  $\xrightarrow{tr}^*_{\delta} \ (\operatorname{break}) :: \overrightarrow{s_r}, \overrightarrow{c_b}, ts_r, mmts_{\omega} \xrightarrow{[]}_{\delta} \ [], [], ts_r, mmts_{\omega}$
- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega}$

# † (loop-ongoing):

For this sub-case, we have:

 $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) ::: \vec{s}, \vec{c_{b}}, ts_{b}, mmts_{\omega} \xrightarrow{\underline{tr}/\vec{c_{b}}}^{*} \underline{\vec{s_{\omega}}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}.$ 

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{\underline{tr}/\vec{c_b}}^* \vec{\underline{s}_\omega}, \vec{\underline{c}_\omega}, ts_\omega, \underline{mmts_\omega}$ .

### ‡ (first-done):

# From IH, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_1 \xrightarrow{tr_{\mathsf{h}}}^* \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_2} \land \\ tr_{\mathsf{h}} \sim tr_2 + \underline{tr_1} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathsf{r}}}, []) \longrightarrow \\ (\mathsf{break}) :: \vec{s_{\mathsf{r}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land ts_{\mathsf{r}} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_2} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{continue} \ e) :: \underline{s_2}, []) \longrightarrow (\mathsf{continue} \ e) :: \underline{s_2} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_2} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((break) ::  $\vec{s_r}$ , []) and STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_{\omega}} = \vec{s_h} = (\text{continue } e) :: \vec{s_2}$ , which is a contradiction.

## ‡ (first-ongoing):

From *IH*, we have:

 $\begin{aligned} \exists tr_{\mathbf{h}}, \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_1 \xrightarrow{tr_{\mathbf{h}}}^*_{\delta} \vec{s_{\mathbf{h}}}, \vec{c_{\mathbf{h}}}, ts_{\mathbf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathbf{h}} \sim tr_2 + \underline{tr} \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{s_{\mathbf{r}}}, []) \longrightarrow \end{aligned}$ 

 $(\texttt{break}) :: \vec{s_r} = \vec{s_h} \land [] = \vec{c_h} \land ts_r = ts_h \land mmts_\omega = \underline{mmts_\omega} \land [] \sim \underline{tr}) \land \\ (\texttt{STOP}(\vec{s_\omega}, \vec{c_{pfx}}) \longrightarrow \vec{s_\omega} = \vec{s_h} \land \vec{c_{pfx}} = \vec{c_h} \land \underline{ts_\omega} = ts_h) .$ 

From STOP((break) ::  $\vec{s_r}$ , []), we have: (break) ::  $\vec{s_r} = \vec{s_h}$  $\land$  [] =  $\vec{c_h} \land ts_r = ts_h \land mmts_{\omega} = mmts_{\omega} \land$  []  $\sim tr$ .

We prove the goals with  $tr_x = tr, \vec{s_x} = [], \vec{c_x} = [], ts_x = ts_\omega$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr}^*_{\delta} \ (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_{\omega} \xrightarrow{\mathbb{I}}_{\delta} \ [], [], ts_r, mmts_{\omega}$
- (2) From []  $\sim tr$ , we have:  $tr \sim tr + tr$
- (3)  $[] = [] \land [] = [] \land ts_{\omega} = ts_{\omega} \land mmts_{\omega} = mmts_{\omega} \land [] \sim tr$
- (4) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, )$

# • (LOOP-ONGOING):

For this sub-case, we have:

 $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts \xrightarrow{tr/\vec{c_b}}^* \vec{s_\omega}, \vec{c_\omega}, ts_\omega, mmts_\omega .$ 

We identify the first execution's last iteration by applying Theorem B.6.12, we have (LAST-ITER):

$$\begin{aligned} \exists ts_1, mmts_1, tr_1, tr_2. \\ tr &= tr_1 + tr_2 \land \\ (((ts_b, mmts) = (ts_1, mmts_1) \land tr_1 = []) \lor \\ (\exists e, \vec{s_r}, ts_r. (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts \\ \xrightarrow{tr_1/\vec{c_b}^*}_{\delta} (\texttt{continue } e) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_1 \land \\ ts_1 &= \langle \texttt{regs} : \sigma[r \mapsto ts_r.\texttt{regs}(e)]; \texttt{time} : ts_r.\texttt{time} \rangle)) \land \\ \vec{c_\omega} &= \vec{c_{\mathsf{pfx}}} + \vec{c_b} \land \\ (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, [], ts_1, mmts_1 \xrightarrow{tr_2}^*_{\delta} \vec{s_\omega}, \vec{c_{\mathsf{pfx}}}, ts_\omega, mmts_\omega . \end{aligned}$$

We do a case analysis on the transitions  $(r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, [], ts_1, mmts_1 \xrightarrow{tr_2}^* \vec{s_\omega}, \vec{c_{\mathsf{pfx}}}, ts_\omega, mmts_\omega:$ 

- (1) The transitions are empty;
- (2) The transitions are just CHKPT-CALL;
- (3) The transitions begin with CHKPT-CALL and then CHKPT-RETURN; or
- (4) The transitions begin with **CHKPT-REPLAY**.

We prove for each case.

• (1), (2) The transitions are empty or just CHKPT-CALL:

In these cases, EXB1's last loop iteration does not finish its chkpt() operation for the dependent variable before the crash. As such, EXB2 recovers from EXB1's second last loop iteration, first by retrieving its dependent variable checkpointed in its memento.

For these cases, we have  $tr_2 = []$ .

We do a case analysis on the part of LAST-ITER,

- † N-ITER:  $(ts_b, mmts) = (ts_1, mmts_1) \land tr_1 = []$
- $\begin{array}{l} \dagger \quad (\mathbf{N-1})\text{-ITER: } \exists e, \overrightarrow{s_{\mathsf{r}}}, ts_{\mathsf{r}}. \ (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{\mathsf{b}}, mmts \\ \xrightarrow{tr_1/\overrightarrow{c_{\mathsf{b}}}}^* (\texttt{continue } e) :: \overrightarrow{s_{\mathsf{r}}}, \overrightarrow{c_{\mathsf{b}}}, ts_{\mathsf{r}}, mmts_1 \land \\ ts_1 = \langle \mathsf{regs} : \sigma[r \mapsto ts_{\mathsf{r}}.\mathsf{regs}(e)]; \mathsf{time} : ts_{\mathsf{r}}.\mathsf{time} \rangle \end{array}$

For the N-ITER, the proof is essentially the same with the case that EX1 itself is empty transitions (the entire proof's first case).

For the (N-1)-ITER, we identify the first execution's second last iteration by applying Theorem B.6.12 again to  $(r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts$  $\frac{tr_1/\vec{c_b}^*}{\delta}(\operatorname{continue} e) :: \vec{s_r}, \vec{c_b}, ts_r, mmts_1.$ Then we have:  $\exists ts_0, mmts_0, tr_{(1,1)}, tr_{(1,2)}.$  $tr_1 = tr_{(1,1)} + tr_{(1,2)} \land$  $(((ts_b, mmts) = (ts_0, mmts_0) \land tr_{(1,1)} = []) \lor$  $(\exists e0, \vec{s_{r0}}, ts_{r0}. (r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts$  $\frac{tr_1/\vec{c_b}^*}{\delta}(\operatorname{continue} e) :: \vec{s_{r0}}, \vec{c_b}, ts_{r0}, mmts_0 \land$  $ts_0 = \langle \operatorname{regs} : \sigma[r \mapsto ts_{r0}.\operatorname{regs}(e)]; \operatorname{time} : ts_{r0}.\operatorname{time}\rangle)) \land$  $\vec{c_b} = [] + \vec{c_b} \land$  $(r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s}, [], ts_0, mmts_0$ 

From above, we have:

 $\begin{array}{c} (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid.} lab)) :: \vec{s}, [], ts_0, mmts_0 \\ \xrightarrow{tr_{(1,2)}}^*_{\delta} (\texttt{continue } e) :: \vec{s_r}, [], ts_r, mmts_1 \xrightarrow{tr_2}^*_{\delta} \vec{s_\omega}, \vec{c_{pfx}}, ts_\omega, mmts_\omega . \end{array}$ 

From here, the proof is essentially the same with the following cases for (3) and (4).

### • (3) The transitions begin with CHKPT-CALL and then CHKPT-RETURN:

For this sub-case, we have:

From Theorem B.6.7, we have:  $mmts_{(1,1)}|_{mids^c} = mmts_{\omega}|_{mids^c}$ .

From NIN, we have:  $mmts_{(1,1)}[mid] = mmts_{\omega}[mid] \; .$ 

From Theorem B.6.14, we have:  $ts_{b}$ .time  $\leq ts_{1}$ .time .

From  $ts_1$ .time  $< mmts_{(1,1)}[mid]$ .time  $= mmts_{\omega}[mid]$ .time, by **CHKPT-REPLAY**, we have:  $(r \coloneqq \text{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_{\omega} \xrightarrow{[]}{\rightarrow} \vec{s}, \vec{c_b}, \underline{ts_1}, mmts_{\omega}$ .

From  $ts_{(1,1)}.regs(r) = mmts_{(1,1)}[mid].val = mmts_{\omega}[mid].val = \underline{ts_1}.regs(r)$ and  $ts_{(1,1)}.time = mmts_{(1,1)}[mid].time = mmts_{\omega}[mid].time = \underline{ts_1}.time$ , we have:  $ts_{(1,1)} = \underline{ts_1}$ .

We apply Theorem B.6.10 to EXB2's later transitions,

 $(r \coloneqq \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_{\omega} \xrightarrow{tr}^* \vec{s_{\omega}}, \vec{c_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}, and do case analysis on the lemma's conclusion:$ 

### $\dagger$ (loop-done):

For this sub-case, we have:

 $\begin{array}{l} (r\coloneqq \mathtt{chkpt}([\mathtt{return}\ r], \mathtt{mid}.lab))::\vec{s}, \vec{c_{\mathsf{b}}}, ts, mmts_{\omega} \\ \xrightarrow{\boxplus}_{\delta} \quad \vec{s}, \vec{c_{\mathsf{b}}}, ts_{(1,1)}, mmts_{\omega} \\ \xrightarrow{\underline{tr}/\vec{c_{\mathsf{b}}}}^{*} (\mathtt{break})::\vec{s_{\mathsf{r}}}, \vec{c_{\mathsf{b}}}, \underline{ts_{\mathsf{r}}}, \underline{mmts_{\omega}} \\ \overrightarrow{\underline{s_{\omega}}} = [] \ \land \ \overrightarrow{\underline{c_{\omega}}} = [] \ \land \ \underline{ts_{\omega}} = \langle \mathtt{regs}: ts.\mathtt{regs}; \mathtt{time}: \underline{ts_{\mathsf{r}}}.\mathtt{time} \rangle . \end{array}$ 

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, \vec{c_b}, ts, mmts_{\omega}$  $\xrightarrow{\underline{tr}/\vec{c_b}}^*$  (break)  $:: \vec{s_r}, \vec{c_b}, ts_r, \underline{mmts_{\omega}}$ .

# ‡ (first-done):

For this sub-case, we have:

 $\begin{array}{l} \exists \overrightarrow{s_2}, \underline{ts_2}, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \ \underline{tr} = \underline{tr_1} + \underline{tr_2} \ \land \\ (r \coloneqq \mathtt{chkpt}([\mathtt{return} \ r], \mathtt{mid.} lab)) :: \ \overrightarrow{s}, [], \underline{ts_b}, \underline{mmts_\omega} \\ \xrightarrow{\square}_{\delta} \ \overrightarrow{s}, [], \underline{ts_{(1,1)}}, \underline{mmts_\omega} \ \xrightarrow{\underline{tr_1}}^* (\mathtt{continue} \ e) :: \ \underline{s_2}, [], \underline{ts_2}, \underline{mmts_2} \ \land \\ (\mathtt{continue} \ e) :: \ \underline{s_2}, \overrightarrow{c_b}, \underline{ts_2}, \underline{mmts_2} \ \xrightarrow{\underline{tr_2}/\overline{c_b}}^* (\mathtt{break}) :: \ \underline{s_r}, \ \overline{c_b}, \underline{ts_r}, \underline{mmts_\omega} \ . \end{array}$ 

From IH, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*} \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{2}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr_{1}} \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land ts_{\omega} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\texttt{continue } e) :: \underline{\vec{s_{2}}}, []) \longrightarrow (\texttt{continue } e) :: \underline{\vec{s_{2}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_{2}} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((continue e) ::  $\vec{s_2}$ , []), we have: (continue e) ::  $\vec{s_2} = \vec{s_h} \land [] = \vec{c_h} \land \underline{ts_2} = ts_h$ .

From Theorem B.6.5, we have:

 $\overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*}_{\delta} (\texttt{continue } e) :: \underline{\overrightarrow{s_2}}, \overrightarrow{c_{\mathsf{b}}}, \underline{ts_2}, \underline{mmts_2} \xrightarrow{ts_2} \overline{c_{\mathsf{b}}}, \underline{ts_2}, \underline{ts_2$ 

We prove the goals with  $tr_x = tr_1 + tr_h + tr_2$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

(1) 
$$[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$$
  
 $\xrightarrow{tr_1}_{\delta}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^* (\operatorname{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}$   
 $\xrightarrow{\underline{tr_2}}_{\delta}^* (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}} \xrightarrow{\square}_{\delta} [], [], \underline{ts_{\omega}}, \underline{mmts_{\omega}}$ 

- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr_1$ , we have:  $tr_1 + tr_h + tr_2 \sim tr + tr_1$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) [] = []  $\land$  [] = []  $\land$  <u>ts<sub>\u0364</sub></u> = <u>ts<sub>\u0364</sub></u>

# ‡ (first-ongoing):

For this sub-case, we have:

 $\begin{array}{l} (r\coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, [], ts, mmts_{\omega} \\ \stackrel{\square}{\longrightarrow}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \stackrel{\underline{tr}}{\longrightarrow}_{\delta}^{*} (\texttt{break}) :: \vec{\underline{sr}}, [], \underline{ts_{r}}, \underline{mmts_{\omega}} \\ \end{array}$ 

# From *IH*, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*} \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr} \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \xrightarrow{\to} \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land ts_{\omega} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{break}) :: \vec{\underline{s_{\mathsf{r}}}}, []) \longrightarrow (\mathsf{break}) :: \vec{\underline{s_{\mathsf{r}}}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_{\mathsf{r}}} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_r} = \vec{s_h} \land [] = \vec{c_h} \land \underline{ts_r} = ts_h$ .

From Theorem B.6.5, we have:

 $\overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*}_{\delta} (\texttt{break}) ::: \underline{\overrightarrow{s_{\mathsf{r}}}}, \overrightarrow{c_{\mathsf{b}}}, \underline{ts_{\mathsf{r}}}, \underline{mmts_{\omega}}$ 

We prove the goals with  $tr_x = tr_1 + tr_h$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = \underline{ts_\omega}$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^* (\operatorname{break}) :: \vec{\underline{s_r}}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}} \xrightarrow{\square} \delta \ [], [], \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr_h$ , we have:  $tr_1 + tr_h + tr_h \sim tr + tr_h$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}}$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) [] = []  $\land$  [] = []  $\land$  <u>ts<sub>\u0364</sub></u> = <u>ts<sub>\u0364</sub></u>
- † (loop-ongoing):

For this sub-case, we have:

$$(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_{b}}, ts_{b}, mmts_{\omega} \xrightarrow{\underline{tr}/\vec{c_{b}}}^{*} \underbrace{\vec{s_{\omega}}}_{\delta}, \underbrace{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}.$$

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \text{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{\underline{tr}/\vec{c_b}^*} \vec{\underline{s_\omega}}, \vec{\underline{c_\omega}}, \underline{ts_\omega}, \underline{mmts_\omega}$ .

‡ (first-done):

For this sub-case, we have:

$$\begin{split} \exists \vec{\underline{s_2}}, \underline{ts_2}, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \ \underline{tr} &= \underline{tr_1} + \underline{tr_2} \ \land \\ (r \coloneqq \mathtt{chkpt}([\mathtt{return} \ r], \mathtt{mid.} lab)) :: \ \vec{s}, [], ts_{\mathtt{b}}, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{\underline{tr_1}}^* (\mathtt{continue} \ e) :: \ \underline{\underline{s_2}}, [], \underline{ts_2}, \underline{mmts_2} \ \land \\ (\mathtt{continue} \ e) :: \ \underline{\underline{s_2}}, \vec{c_{\mathtt{b}}}, \underline{ts_2}, \underline{mmts_2} \ \xrightarrow{\underline{tr_2}/\overline{c_b}}^* \ \underline{\underline{s}_{\omega}}, \underline{\underline{c}_{\omega}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \ . \end{split}$$

#### From *IH*, we have:

 $\exists tr_{h}, \vec{s_{h}}, \vec{c_{h}}, ts_{h}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{h}}^{*} \vec{s_{h}}, \vec{c_{h}}, ts_{h}, \underline{mmts_{2}} \land \\ tr_{h} \sim tr_{2} + \underline{tr_{1}} \land \\ (\text{STOP}(\vec{s_{\omega}}, \vec{c_{pfx}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{h}} \land \vec{c_{pfx}} = \vec{c_{h}} \land ts_{\omega} = ts_{h} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\text{STOP}((\text{continue } e) :: \vec{s_{2}}, []) \longrightarrow (\text{continue } e) :: \vec{s_{2}} = \vec{s_{h}} \land [] = \vec{c_{h}} \land \underline{ts_{2}} = ts_{h}) .$ 

From STOP((continue e) ::  $\vec{\underline{s_2}}$ , []), we have: (continue e) ::  $\vec{\underline{s_2}} = \vec{s_h} \land [] = \vec{c_h} \land \underline{ts_2} = ts_h$ .

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^* (\text{continue } e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}.$ 

We prove the goals with  $tr_x = tr_1 + tr_h + tr_2$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}_{\delta}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^* (\operatorname{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}$  $\xrightarrow{tr_2}_{\delta}^* \underline{s_{\omega}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr_1$ , we have:  $tr_1 + tr_h + tr_2 \sim tr + tr_1$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) For some  $\overrightarrow{c_{pfx}}$ , we have:  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ . Therefore,  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$

#### ‡ (first-ongoing):

For this sub-case, we have:

 $\begin{array}{l} \exists \overrightarrow{c_{\mathsf{pfx}}}, \ \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}} \land \\ (r := \mathsf{chkpt}([\mathsf{return} \ r], \mathsf{mid}.lab)) :: \ \overrightarrow{s}, [], ts, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \overrightarrow{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{tr}^*_{\delta} \ \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, ts_{\omega}, \underline{mmts_{\omega}} \end{array}$ 

From *IH*, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_{\mathsf{h}}}^{*} \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr} \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land ts_{\omega} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land \underline{ts_{\omega}} = ts_{\mathsf{h}}) . \end{array}$ 

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^*_{\delta} \vec{s_h}, \vec{c_h} \leftrightarrow \vec{c_b}, ts_h, \underline{mmts_{\omega}}$ .

We prove the goals with  $tr_x = tr_1 + tr_h$ ,  $\vec{s_x} = \vec{s_h}$ ,  $\vec{c_x} = \vec{c_h} + \vec{c_b}$ ,  $ts_x = ts_h$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_{(1,1)} \xrightarrow{tr_h}^* \vec{s_h}, \vec{c_h} \leftrightarrow \vec{c_b}, ts_h, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr$ , we have:  $tr_1 + tr_h + tr \sim tr + tr$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}}$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}}$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$

# • (4) The transitions begin with CHKPT-REPLAY:

For this sub-case, we have:

 $\begin{array}{c} (r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, [], ts_1, mmts_1 \\ \xrightarrow{\square}_{\delta} \quad \overrightarrow{s}, [], ts_{(1,1)}, mmts_1 \quad \xrightarrow{tr_2}_{\delta}^* \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, ts_{\omega}, mmts_{\omega} . \end{array}$ 

From Theorem B.6.7, we have:  $mmts_1|_{mids^c} = mmts_{\omega}|_{mids^c}$ .

From NIN, we have:  $mmts_1[mid] = mmts_{\omega}[mid]$ .

From Theorem B.6.14, we have:  $ts_{b}$ .time  $\leq ts_{1}$ .time .

From  $ts_1$ .time  $< mmts_1[mid]$ .time  $= mmts_{\omega}[mid]$ .time, by **CHKPT-REPLAY**, we have:  $(r \coloneqq \text{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_{\omega} \xrightarrow{\square}_{\delta} \vec{s}, \vec{c_b}, ts_1, mmts_{\omega}$ .

From  $ts_{(1,1)}.regs(r) = mmts_1[mid].val = mmts_{\omega}[mid].val = \underline{ts_1}.regs(r)$ and  $ts_{(1,1)}.time = mmts_1[mid].time = mmts_{\omega}[mid].time = \underline{ts_1}.time$ , we have:  $ts_{(1,1)} = \underline{ts_1}$ .

We apply Theorem B.6.10 to EXB2's later transitions,  $(r \coloneqq \text{chkpt}([\text{return } r], \text{mid.} lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{tr}^* \vec{s_\omega}, \vec{c_\omega}, \underline{ts_\omega}, \underline{mmts_\omega},$ and do case analysis on the lemma's conclusion:

 $\dagger$  (loop-done):

For this sub-case, we have:

$$\begin{split} &(r \coloneqq \mathsf{chkpt}([\mathsf{return}\ r],\mathsf{mid}.lab)) :: \vec{s}, \vec{c_b}, ts, mmts_\omega \\ & \stackrel{[]}{\longrightarrow}_{\delta} \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_\omega \\ & \xrightarrow{\underline{tr}/\vec{c_b}}^* (\mathsf{break}) :: \vec{\underline{s_r}}, \vec{c_b}, \underline{ts_r}, \underline{mmts_\omega} \land \\ & \vec{\underline{s_\omega}} = [] \land \vec{\underline{c_\omega}} = [] \land \underline{ts_\omega} = \langle \mathsf{regs} : ts.\mathsf{regs}; \mathsf{time} : \underline{ts_r}.\mathsf{time} \rangle \,. \end{split}$$

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \vec{s}, \vec{c_b}, ts, mmts_{\omega}$  $\xrightarrow{\underline{tr}/\vec{c_b}}^*$  (break)  $:: \vec{s_r}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}}$ .

‡ (first-done):

For this sub-case, we have:

 $\exists \underline{\vec{s_2}}, \underline{ts_2}, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \ \underline{tr} = \underline{tr_1} + \underline{tr_2} \land \\ (r \coloneqq \mathsf{chkpt}([\mathsf{return} \ r], \mathsf{mid}.lab)) ::: \ \vec{s}, [], ts_{\mathsf{b}}, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{\underline{tr_1}}^*_{\delta} (\mathsf{continue} \ e) ::: \ \underline{\vec{s_2}}, [], \underline{ts_2}, \underline{mmts_2} \land \\ (\mathsf{continue} \ e) ::: \ \underline{\vec{s_2}}, \ \vec{c_b}, \underline{ts_2}, \underline{mmts_2} \ \xrightarrow{\underline{tr_2/\vec{c_b}}}^*_{\delta} (\mathsf{break}) ::: \ \underline{\vec{s_r}}, \ \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}} .$ 

#### From *IH*, we have:

 $\exists tr_{h}, \vec{s_{h}}, \vec{c_{h}}, ts_{h}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{1} \xrightarrow{tr_{h}}^{*} \vec{s_{h}}, \vec{c_{h}}, ts_{h}, \underline{mmts_{2}} \land \\ tr_{h} \sim tr_{2} + \underline{tr_{1}} \land \\ (\text{STOP}(\vec{s_{\omega}}, \vec{c_{pfx}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{h}} \land \vec{c_{pfx}} = \vec{c_{h}} \land ts_{\omega} = ts_{h} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\text{STOP}((\text{continue } e) :: \vec{s_{2}}, []) \longrightarrow (\text{continue } e) :: \vec{s_{2}} = \vec{s_{h}} \land [] = \vec{c_{h}} \land \underline{ts_{2}} = ts_{h}) .$ 

From STOP((continue e) ::  $\vec{\underline{s_2}}$ , []), we have: (continue e) ::  $\vec{\underline{s_2}} = \vec{s_h} \land [] = \vec{c_h} \land \underline{ts_2} = ts_h$ .

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* (\text{continue } e) :: \vec{s_2}, \vec{c_b}, ts_2, mmts_2$ .

We prove the goals with  $tr_x = tr_1 + tr_h + tr_2$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = ts_{\omega}$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\stackrel{tr_1}{\longrightarrow}_{\delta}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \stackrel{tr_h}{\longrightarrow}_{\delta}^* (\operatorname{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}$  $\stackrel{\underline{tr_2}}{\longrightarrow}_{\delta}^* (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}} \stackrel{\square}{\longrightarrow}_{\delta} [], [], \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr_1$ , we have:  $tr_1 + tr_h + tr_2 \sim tr + tr_1$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) [] = []  $\land$  [] = []  $\land$  <u>ts<sub>\u0364</sub></u> = <u>ts<sub>\u0364</sub></u>
- ‡ (first-ongoing):

For this sub-case, we have:

 $\begin{array}{l} (r\coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}. lab)) :: \vec{s}, [], ts, mmts_{\omega} \\ \stackrel{\square}{\longrightarrow}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \stackrel{\underline{tr}}{\longrightarrow}_{\delta}^{*} (\texttt{break}) :: \vec{\underline{sr}}, [], \underline{ts_r}, \underline{mmts_{\omega}} \end{array}$ 

# From IH, we have:

 $\begin{array}{l} \exists tr_{\mathbf{h}}, \overrightarrow{s_{\mathbf{h}}}, \overrightarrow{c_{\mathbf{h}}}, ts_{\mathbf{h}}. \\ \overrightarrow{s}, [], ts_{(1,1)}, mmts_{1} \xrightarrow{tr_{\mathbf{h}}}^{*} \overrightarrow{s_{\mathbf{h}}}, \overrightarrow{c_{\mathbf{h}}}, ts_{\mathbf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathbf{h}} \sim tr_{2} + \underline{tr} \land \\ (\mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}) \xrightarrow{\longrightarrow} \overrightarrow{s_{\omega}} = \overrightarrow{s_{\mathbf{h}}} \land \overrightarrow{c_{\mathsf{pfx}}} = \overrightarrow{c_{\mathbf{h}}} \land ts_{\omega} = ts_{\mathbf{h}} \land mmts_{\omega} = \underline{mmts_{\omega}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\mathsf{break}) :: \overrightarrow{\underline{s_{r}}}, []) \longrightarrow (\mathsf{break}) :: \overrightarrow{\underline{s_{r}}} = \overrightarrow{s_{\mathbf{h}}} \land [] = \overrightarrow{c_{\mathbf{h}}} \land \underline{ts_{r}} = ts_{\mathbf{h}}) . \end{array}$ 

From STOP((continue e) ::  $\vec{s_2}$ , []), we have: (break) ::  $\vec{s_r} = \vec{s_h} \land [] = \vec{c_h} \land ts_r = ts_h$ .

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* (break) :: \vec{s_r}, \vec{c_b}, \underline{ts_r}, \underline{mmts_\omega}$ . We prove the goals with  $tr_x = tr_1 + tr_h$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = ts_\omega$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r := \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* (\operatorname{break}) :: \vec{s_r}, \vec{c_b}, \underline{ts_r}, \underline{mmts_{\omega}} \xrightarrow{[]}{\to}_{\delta} [], [], \underline{ts_{\omega}}, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr$ , we have:  $tr_1 + tr_h + tr \sim tr + tr$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + \overrightarrow{c_{\mathsf{b}}}$ , we have:  $\neg \mathsf{STOP}(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) [] = []  $\land$  [] = []  $\land$  <u>ts<sub>\u0364</sub></u> = <u>ts<sub>\u0364</sub></u>

# † (loop-ongoing):

For this sub-case, we have:

$$(r \coloneqq \texttt{chkpt}([\texttt{return } r], \texttt{mid}.lab)) :: \overrightarrow{s}, \overrightarrow{c_{\mathsf{b}}}, ts_{\mathsf{b}}, mmts_{\omega} \xrightarrow{\underline{tr}/\vec{c_{\mathsf{b}}}}^* \overrightarrow{\underline{s_{\omega}}}, \overrightarrow{\underline{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}}.$$

Again, we identify the second execution's first iteration by applying Theorem B.6.11 to  $(r \coloneqq \mathsf{chkpt}([\mathsf{return}\ r], \mathsf{mid}.lab)) :: \vec{s}, \vec{c_b}, ts_b, mmts_\omega \xrightarrow{\underline{tr}/\vec{c_b}^*} \vec{\underline{s_\omega}}, \vec{\underline{c_\omega}}, ts_\omega, \underline{mmts_\omega}$ .

### ‡ (first-done):

For this sub-case, we have:  $\exists \vec{s_2}, ts_2, \underline{mmts_2}, \underline{tr_1}, \underline{tr_2}, e. \underline{tr} = \underline{tr_1} + \underline{tr_2} \land \land (r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \vec{s}, [], ts_b, mmts_{\omega} \\ \stackrel{\square}{\longrightarrow}_{\delta} \vec{s}, [], ts_{(1,1)}, mmts_{\omega} \xrightarrow{\underline{tr_1}}_{\rightarrow \delta}^* (\texttt{continue} e) :: \vec{s_2}, [], \underline{ts_2}, \underline{mmts_2} \land (\texttt{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2} \xrightarrow{\underline{tr_2}/\vec{c_b}}^*_{\delta} \vec{s_{\omega}}, \underline{\vec{c_{\omega}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} .$ 

# From IH, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_1 \xrightarrow{tr_{\mathsf{h}}}^* \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_2} \land \\ tr_{\mathsf{h}} \sim tr_2 + \underline{tr_1} \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land ts_{\omega} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_2} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}((\texttt{continue } e) :: \underline{\vec{s_2}}, []) \longrightarrow (\texttt{continue } e) :: \underline{\vec{s_2}} = \vec{s_{\mathsf{h}}} \land [] = \vec{c_{\mathsf{h}}} \land \underline{ts_2} = ts_{\mathsf{h}}) . \end{array}$ 

From STOP((continue e) ::  $\vec{s_2}$ , []), we have: (continue e) ::  $\vec{s_2} = \vec{s_h} \land [] = \vec{c_h} \land \underline{ts_2} = ts_h$ .

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* (\text{continue } e) :: \underline{\vec{s_2}}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}$ .

We prove the goals with  $tr_x = tr_1 + tr_h + tr_2$ ,  $\vec{s_x} = [], \vec{c_x} = [], ts_x = ts_\omega$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}^*_{\delta} \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^*_{\delta} (\operatorname{continue} e) :: \vec{s_2}, \vec{c_b}, \underline{ts_2}, \underline{mmts_2}$  $\xrightarrow{\underline{tr_2}}^*_{\delta} \vec{s_\omega}, \vec{c_\omega}, \underline{ts_\omega}, \underline{mmts_\omega}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr_1$ , we have:  $tr_1 + tr_h + tr_2 \sim tr + tr_1$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_{b}}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) For some  $\overrightarrow{c_{pfx}}$ , we have:  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ . Therefore,  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- ‡ (FIRST-ONGOING):

For this sub-case, we have:

 $\begin{array}{l} \exists \overrightarrow{c_{\mathsf{pfx}}}, \ \overrightarrow{c_{\omega}} = \overrightarrow{c_{\mathsf{pfx}}} + + \overrightarrow{c_{\mathsf{b}}} \land \\ (r \coloneqq \mathsf{chkpt}([\mathsf{return} r], \mathsf{mid}.lab)) :: \ \overrightarrow{s}, [], ts, mmts_{\omega} \\ \xrightarrow{\square}_{\delta} \ \overrightarrow{s}, [], ts_{(1,1)}, mmts_{\omega} \ \xrightarrow{tr}^*_{\delta} \ \overrightarrow{s_{\omega}}, \overrightarrow{c_{\mathsf{pfx}}}, \underline{ts_{\omega}}, \underline{mmts_{\omega}} \end{array}$ 

From IH, we have:

 $\begin{array}{l} \exists tr_{\mathsf{h}}, \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}. \\ \vec{s}, [], ts_{(1,1)}, mmts_{1} \xrightarrow{tr_{\mathsf{h}}}^{*} \vec{s_{\mathsf{h}}}, \vec{c_{\mathsf{h}}}, ts_{\mathsf{h}}, \underline{mmts_{\omega}} \land \\ tr_{\mathsf{h}} \sim tr_{2} + \underline{tr} \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land ts_{\omega} = ts_{\mathsf{h}} \land mmts_{\omega} = \underline{mmts_{2}} \land [] \sim \underline{tr}) \land \\ (\mathsf{STOP}(\vec{s_{\omega}}, \vec{c_{\mathsf{pfx}}}) \longrightarrow \vec{s_{\omega}} = \vec{s_{\mathsf{h}}} \land \vec{c_{\mathsf{pfx}}} = \vec{c_{\mathsf{h}}} \land \underline{ts_{\omega}} = ts_{\mathsf{h}}) . \end{array}$ 

From Theorem B.6.5, we have:  $\vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* \vec{s_h}, \vec{c_h} + \vec{c_b}, ts_h, \underline{mmts_{\omega}}$ .

We prove the goals with  $tr_x = tr_1 + tr_h$ ,  $\vec{s_x} = \vec{s_h}$ ,  $\vec{c_x} = \vec{c_h} + \vec{c_b}$ ,  $ts_x = ts_h$  as follows:

- (1)  $[\operatorname{loop} r \ e \ ((r \coloneqq \operatorname{chkpt}([\operatorname{return} r], \operatorname{mid}.lab)) :: \vec{s})], [], ts, mmts$  $\xrightarrow{tr_1}^* \vec{s}, \vec{c_b}, ts_{(1,1)}, mmts_1 \xrightarrow{tr_h}^* \vec{s_h}, \vec{c_h} \leftrightarrow \vec{c_b}, ts_h, \underline{mmts_{\omega}}$
- (2) From  $tr = tr_1 + tr_2$  and  $tr_h \sim tr_2 + tr$ , we have:  $tr_1 + tr_h + tr \sim tr + tr$
- (3) From  $\overrightarrow{c_{\omega}} = \overrightarrow{c_{pfx}} + \overrightarrow{c_b}$ , we have:  $\neg STOP(\overrightarrow{s_{\omega}}, \overrightarrow{c_{\omega}})$
- (4) From  $\underline{\vec{c}_{\omega}} = \underline{\vec{c}_{pfx}} + \vec{c}_{b}$ , we have:  $\neg STOP(\underline{\vec{s}_{\omega}}, \underline{\vec{c}_{\omega}})$

г		
L		
L		

# **Bibliography**

- Jade Alglave. 2012. A formal hierarchy of weak memory models. *Form. Methods Syst. Des.* 41, 2 (oct 2012), 178–210. https://doi.org/10.1007/s10703-012-0161-5
- Jade Alglave, Luc Maranget, and Michael Tautschnig. 2014. Herding Cats: Modelling, Simulation, Testing, and Data Mining for Weak Memory. *ACM Trans. Program. Lang. Syst.* 36, 2, Article 7 (jul 2014), 74 pages. https://doi.org/10.1145/2627752
- Arm. 2020. Arm architecture reference manual Armv8, for Armv8-A architecture profile (DDI 0487F.b). https://static.docs.arm.com/ddi0487/fb/DDI0487F\_b\_armv8\_arm.pdf
- Alasdair Armstrong, Thomas Bauereiss, Brian Campbell, Alastair Reid, Kathryn E. Gray, Robert M. Norton, Prashanth Mundkur, Mark Wassell, Jon French, Christopher Pulte, Shaked Flur, Ian Stark, Neel Krishnaswami, and Peter Sewell. 2019. ISA Semantics for ARMv8-a, RISC-v, and CHERI-MIPS. *Proc. ACM Program. Lang.* 3, POPL (2019). https://doi.org/10.1145/3290384
- Joy Arulraj, Justin Levandoski, Umar Farooq Minhas, and Per-Ake Larson. 2018. Bztree: A High-Performance Latch-Free Range Index for Non-Volatile Memory. *Proc. VLDB Endow.* 11, 5 (jan 2018), 553–565.
- Hagit Attiya, Ohad Ben-Baruch, Panagiota Fatourou, Danny Hendler, and Eleftherios Kosmas. 2019. Tracking in Order to Recover: Detectable Recovery of Lock-Free Data Structures. https://doi.org/10.48550/ARXIV. 1905.13600
- Hagit Attiya, Ohad Ben-Baruch, Panagiota Fatourou, Danny Hendler, and Eleftherios Kosmas. 2022. Detectable Recovery of Lock-Free Data Structures. In *Proceedings of the 27th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming* (Seoul, Republic of Korea) (*PPoPP '22*). Association for Computing Machinery, New York, NY, USA, 262–277. https://doi.org/10.1145/3503221.3508444
- Hagit Attiya, Ohad Ben-Baruch, and Danny Hendler. 2018. Nesting-Safe Recoverable Linearizability: Modular Constructions for Non-Volatile Memory. In *Proceedings of the 2018 ACM Symposium on Principles of Distributed Computing* (Egham, United Kingdom) (*PODC '18*). Association for Computing Machinery, New York, NY, USA, 7–16. https://doi.org/10.1145/3212734.3212753
- Hillel Avni, Eliezer Levy, and Avi Mendelson. 2015. Hardware Transactions in Nonvolatile Memory. In *Proceedings* of the 29th International Symposium on Distributed Computing Volume 9363 (Tokyo, Japan) (DISC 2015). Springer-Verlag, Berlin, Heidelberg, 617–630. https://doi.org/10.1007/978-3-662-48653-5\_41
- H. Alan Beadle, Wentao Cai, Haosen Wen, and Michael L. Scott. 2020. Nonblocking Persistent Software Transactional Memory. In Proceedings of the 25th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (San Diego, California) (PPoPP '20). Association for Computing Machinery, New York, NY, USA, 429–430. https://doi.org/10.1145/3332466.3374506
- Naama Ben-David, Guy E. Blelloch, Michal Friedman, and Yuanhao Wei. 2019. Delay-Free Concurrency on Faulty Persistent Memory. In *The 31st ACM Symposium on Parallelism in Algorithms and Architectures* (Phoenix, AZ, USA) (SPAA '19). Association for Computing Machinery, New York, NY, USA, 253–264. https://doi.org/ 10.1145/3323165.3323187

- Eleni Vafeiadi Bila, Brijesh Dongol, Ori Lahav, Azalea Raad, and John Wickerson. 2022. View-Based Owicki– Gries Reasoning for Persistent x86-TSO. In *Programming Languages and Systems*, Ilya Sergey (Ed.). Springer International Publishing, Cham, 234–261.
- Jim Blandy. 2022. Comparison of Rust async and Linux thread context switch time and memory use. https://github.com/jimblandy/context-switch
- Robert Blankenship.2020.CXL1.1ProtocolExtensions:Review of the Cacheand Memory Protocols in CXL.https://www.snia.org/educational-library/cxl-11-protocol-extensions-review-cache-and-memory-protocols-cxl-2020
- Wentao Cai, Haosen Wen, H. Alan Beadle, Chris Kjellqvist, Mohammad Hedayati, and Michael L. Scott. 2020.
   Understanding and Optimizing Persistent Memory Allocation. In *Proceedings of the 2020 ACM SIGPLAN International Symposium on Memory Management* (London, UK) (*ISMM 2020*). Association for Computing Machinery, New York, NY, USA, 60–73. https://doi.org/10.1145/3381898.3397212
- Wentao Cai, Haosen Wen, Vladimir Maksimovski, Mingzhe Du, Rafaello Sanna, Shreif Abdallah, and Michael L.
  Scott. 2021. Fast Nonblocking Persistence for Concurrent Data Structures. In 35th International Symposium on Distributed Computing, DISC 2021, October 4-8, 2021, Freiburg, Germany (Virtual Conference) (LIPIcs, Vol. 209), Seth Gilbert (Ed.). Schloss Dagstuhl Leibniz-Zentrum für Informatik, 14:1–14:20. https://doi.org/10. 4230/LIPIcs.DISC.2021.14
- Dhruva R. Chakrabarti, Hans-J. Boehm, and Kumud Bhandari. 2014. Atlas: Leveraging Locks for Non-volatile Memory Consistency. *SIGPLAN Not.* 49, 10 (Oct. 2014), 433–452. https://doi.org/10.1145/2714064. 2660224
- Youmin Chen, Youyou Lu, Bohong Zhu, Andrea C. Arpaci-Dusseau, Remzi H. Arpaci-Dusseau, and Jiwu Shu. 2021. Scalable Persistent Memory File System with Kernel-Userspace Collaboration. In 19th USENIX Conference on File and Storage Technologies, FAST 2021, February 23-25, 2021, Marcos K. Aguilera and Gala Yadgar (Eds.). USENIX Association, 81–95. https://www.usenix.org/conference/fast21/presentation/chen-youmin
- Zhangyu Chen, Yu Hua, Bo Ding, and Pengfei Zuo. 2020. Lock-free Concurrent Level Hashing for Persistent Memory. In 2020 USENIX Annual Technical Conference (USENIX ATC 20). USENIX Association, 799–812. https://www.usenix.org/conference/atc20/presentation/chen
- Zhangyu Chen, Yu Hua, Yongle Zhang, and Luochangqi Ding. 2022. Efficiently Detecting Concurrency Bugs in Persistent Memory Programs. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Lausanne, Switzerland) (ASPLOS 2022). Association for Computing Machinery, New York, NY, USA, 873–887. https://doi.org/10.1145/3503222.3507755
- Kyeongmin Cho, Seungmin Jeon, Azalea Raad, and Jeehoon Kang. 2023a. Artifact for Article "Memento: A Framework for Detectable Recoverability in Persistent Memory". https://doi.org/10.5281/zenodo.7811928
- Kyeongmin Cho, Seungmin Jeon, Azalea Raad, and Jeehoon Kang. 2023b. Memento: A Framework for Detectable Recoverability in Persistent Memory. *Proc. ACM Program. Lang.* 7, PLDI, Article 118 (jun 2023), 26 pages. https://doi.org/10.1145/3591232
- Kyeongmin Cho, Sung-Hwan Lee, Azalea Raad, and Jeehoon Kang. 2021a. *Mechanized Proof and Model Checker* for Article: Revamping Hardware Persistency Models. https://doi.org/10.1145/3410292

- Kyeongmin Cho, Sung-Hwan Lee, Azalea Raad, and Jeehoon Kang. 2021b. Revamping Hardware Persistency Models: View-Based and Axiomatic Persistency Models for Intel-X86 and Armv8. In Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation (Virtual, Canada) (PLDI 2021). Association for Computing Machinery, New York, NY, USA, 16–31. https://doi.org/10.1145/ 3453483.3454027
- Jeremy Condit, Edmund B. Nightingale, Christopher Frost, Engin Ipek, Benjamin Lee, Doug Burger, and Derrick Coetzee. 2009. Better I/O Through Byte-addressable, Persistent Memory. In Proceedings of the ACM SIGOPS 22Nd Symposium on Operating Systems Principles (Big Sky, Montana, USA) (SOSP '09). ACM, New York, NY, USA, 133–146. https://doi.org/10.1145/1629575.1629589
- CCIX Consortium. 2024a. Cache Coherent Interconnect for Accelerators. https://www.ccixconsortium.com/
- CXL Consortium. 2024b. Compute Express Link. https://www.computeexpresslink.org/
- Coq. 2024. The Coq Proof Assistant. https://coq.inria.fr/
- R. Cytron, J. Ferrante, B. K. Rosen, M. N. Wegman, and F. K. Zadeck. 1989. An Efficient Method of Computing Static Single Assignment Form. In *Proceedings of the 16th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages* (Austin, Texas, USA) (*POPL '89*). Association for Computing Machinery, New York, NY, USA, 25–35. https://doi.org/10.1145/75277.75280
- Ron Cytron, Jeanne Ferrante, Barry K. Rosen, Mark N. Wegman, and F. Kenneth Zadeck. 1991. Efficiently Computing Static Single Assignment Form and the Control Dependence Graph. *ACM Trans. Program. Lang. Syst.* 13, 4 (oct 1991), 451–490. https://doi.org/10.1145/115372.115320
- Tudor David, Aleksandar Dragojević, Rachid Guerraoui, and Igor Zablotchi. 2018. Log-Free Concurrent Data Structures. In *2018 USENIX Annual Technical Conference (USENIX ATC 18)*. USENIX Association, Boston, MA, 373–386. https://www.usenix.org/conference/atc18/presentation/david
- John Derrick, Simon Doherty, Brijesh Dongol, Gerhard Schellhorn, and Heike Wehrheim. 2019. Verifying Correctness of Persistent Concurrent Data Structures. In *Formal Methods – The Next 30 Years*, Maurice H. ter Beek, Annabelle McIver, and José N. Oliveira (Eds.). Springer International Publishing, Cham, 179–195.
- Crossbeam Developers. 2019. Crossbeam. https://github.com/crossbeam-rs/crossbeam
- Panagiota Fatourou and Nikolaos D. Kallimanis. 2011. A Highly-Efficient Wait-Free Universal Construction. In Proceedings of the Twenty-Third Annual ACM Symposium on Parallelism in Algorithms and Architectures (San Jose, California, USA) (SPAA '11). Association for Computing Machinery, New York, NY, USA, 325–334. https://doi.org/10.1145/1989493.1989549
- Panagiota Fatourou and Nikolaos D. Kallimanis. 2012. Revisiting the Combining Synchronization Technique. In Proceedings of the 17th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (New Orleans, Louisiana, USA) (PPoPP '12). Association for Computing Machinery, New York, NY, USA, 257–266. https://doi.org/10.1145/2145816.2145849
- Panagiota Fatourou, Nikolaos D. Kallimanis, and Eleftherios Kosmas. 2022. The Performance Power of Software Combining in Persistence. In *Proceedings of the 27th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming* (Seoul, Republic of Korea) (*PPoPP '22*). Association for Computing Machinery, New York, NY, USA, 337–352. https://doi.org/10.1145/3503221.3508426

- Keir Fraser. 2004. *Practical lock-freedom*. Technical Report UCAM-CL-TR-579. University of Cambridge, Computer Laboratory. https://doi.org/10.48456/tr-579
- Michal Friedman, Naama Ben-David, Yuanhao Wei, Guy E. Blelloch, and Erez Petrank. 2020. NVTraverse: In NVRAM Data Structures, the Destination is More Important than the Journey. In *Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation* (London, UK) (*PLDI 2020*). Association for Computing Machinery, New York, NY, USA, 377–392. https://doi.org/10.1145/3385412.3386031
- Michal Friedman, Maurice Herlihy, Virendra Marathe, and Erez Petrank. 2018. A Persistent Lock-Free Queue for Non-Volatile Memory. In Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (Vienna, Austria) (PPoPP '18). Association for Computing Machinery, New York, NY, USA, 28–40. https://doi.org/10.1145/3178487.3178490
- Michal Friedman, Erez Petrank, and Pedro Ramalhete. 2021. *Mirror: Making Lock-Free Data Structures Persistent*. Association for Computing Machinery, New York, NY, USA, 1218–1232. https://doi.org/10.1145/3453483. 3454105
- Kourosh Gharachorloo, Daniel Lenoski, James Laudon, Phillip Gibbons, Anoop Gupta, and John Hennessy. 1990.
   Memory Consistency and Event Ordering in Scalable Shared-memory Multiprocessors. SIGARCH Comput.
   Archit. News 18, 2SI (May 1990), 15–26. https://doi.org/10.1145/325096.325102
- Vaibhav Gogte, Stephan Diestelhorst, William Wang, Satish Narayanasamy, Peter M. Chen, and Thomas F. Wenisch. 2018. Persistency for Synchronization-free Regions. In *Proceedings of the 39th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Philadelphia, PA, USA) (*PLDI 2018*). ACM, New York, NY, USA, 46–61. https://doi.org/10.1145/3192366.3192367
- James R. Goodman, Mary K. Vernon, and Philip J. Woest. 1989. Efficient Synchronization Primitives for Large-Scale Cache-Coherent Multiprocessors. In Proceedings of the Third International Conference on Architectural Support for Programming Languages and Operating Systems (Boston, Massachusetts, USA) (ASPLOS III). Association for Computing Machinery, New York, NY, USA, 64–75. https://doi.org/10.1145/70082.68188
- Hamed Gorjiara, Weiyu Luo, Alex Lee, Guoqing Harry Xu, and Brian Demsky. 2022a. Checking Robustness to Weak Persistency Models. In Proceedings of the 43rd ACM SIGPLAN International Conference on Programming Language Design and Implementation (San Diego, CA, USA) (PLDI 2022). Association for Computing Machinery, New York, NY, USA, 490–505. https://doi.org/10.1145/3519939.3523723
- Hamed Gorjiara, Guoqing Harry Xu, and Brian Demsky. 2022b. Yashme: Detecting Persistency Races. In Proceedings of the 27th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Lausanne, Switzerland) (ASPLOS '22). Association for Computing Machinery, New York, NY, USA, 830-845. https://doi.org/10.1145/3503222.3507766
- Timothy L. Harris. 2001. A Pragmatic Implementation of Non-Blocking Linked-Lists. In *Proceedings of the 15th International Conference on Distributed Computing (DISC '01)*. Springer-Verlag, Berlin, Heidelberg, 300–314.
- Danny Hendler, Itai Incze, Nir Shavit, and Moran Tzafrir. 2010. Flat Combining and the Synchronization-Parallelism Tradeoff. In Proceedings of the Twenty-Second Annual ACM Symposium on Parallelism in Algorithms and Architectures (Thira, Santorini, Greece) (SPAA '10). Association for Computing Machinery, New York, NY, USA, 355–364. https://doi.org/10.1145/1810479.1810540

- Maurice P. Herlihy and Jeannette M. Wing. 1990. Linearizability: A Correctness Condition for Concurrent Objects. *ACM Trans. Program. Lang. Syst.* 12, 3 (jul 1990), 463–492. https://doi.org/10.1145/78969.78972
- Morteza Hoseinzadeh and Steven Swanson. 2021. Corundum: Statically-Enforced Persistent Memory Safety. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Virtual, USA) (ASPLOS 2021). Association for Computing Machinery, New York, NY, USA, 429–442. https://doi.org/10.1145/3445814.3446710
- Daokun Hu, Zhiwen Chen, Jianbing Wu, Jianhua Sun, and Hao Chen. 2021. Persistent Memory Hash Indexes: An Experimental Evaluation. *Proc. VLDB Endow.* 14, 5 (jan 2021), 785–798. https://doi.org/10.14778/ 3446095.3446101
- Taeho Hwang, Jaemin Jung, and Youjip Won. 2015. HEAPO: Heap-Based Persistent Object Store. ACM Trans. Storage 11, 1, Article 3 (Dec. 2015), 21 pages. https://doi.org/10.1145/2629619
- Intel. 2021. eADR: New Opportunities for Persistent Memory Applications. https://www.intel.com/content/www/us/en/developer/articles/technical/ eadr-new-opportunities-for-persistent-memory-applications.html
- Intel. 2023. The libpmem2 library. https://pmem.io/pmdk/libpmem2/
- Intel. 2024a. Intel® 64 and IA-32 Architectures Software Developer Manuals. https://www.intel.com/ content/www/us/en/developer/articles/technical/intel-sdm.html
- Intel. 2024b. Intel® Optane™ Persistent Memory. https://www.intel.com/content/www/us/en/ architecture-and-technology/optane-dc-persistent-memory.html
- Intel. 2024c. Intel® Optane™ Persistent Memory 200 Series Product Specifications. https://ark.intel.com/ content/www/us/en/ark/products/series/203877/intel-optane-persistent-memory-200-series. html
- Intel. 2024d. Persistent Memory Programming. https://pmem.io/pmdk/
- Iris. 2024. Iris Project. https://iris-project.org/
- Joseph Izraelevitz, Hammurabi Mendes, and Michael L Scott. 2016a. Linearizability of persistent memory objects under a full-system-crash failure model. In *International Symposium on Distributed Computing*. Springer, 313–327.
- Joseph Izraelevitz, Hammurabi Mendes, and Michael L Scott. 2016b. Linearizability of persistent memory objects under a full-system-crash failure model. In *International Symposium on Distributed Computing*. Springer, 313–327.
- Joseph Izraelevitz, Jian Yang, Lu Zhang, Juno Kim, Xiao Liu, Amirsaman Memaripour, Yun Joon Soh, Zixuan Wang, Yi Xu, Subramanya R. Dulloor, Jishen Zhao, and Steven Swanson. 2019. Basic Performance Measurements of the Intel Optane DC Persistent Memory Module. arXiv:1903.05714 [cs.DC]
- Eric H. Jensen, Gary W. Hagensen, and Jeffrey M. Broughton. 1987. A New Approach to Exclusive Data Access in Shared Memory Multiprocessors. Technical Report UCRL-97663 (Nov 1987).

- Arpit Joshi, Vijay Nagarajan, Marcelo Cintra, and Stratis Viglas. 2015. Efficient Persist Barriers for Multicores. In *Proceedings of the 48th International Symposium on Microarchitecture* (Waikiki, Hawaii) *(MICRO-48)*. ACM, New York, NY, USA, 660–671. https://doi.org/10.1145/2830772.2830805
- Rohan Kadekodi, Saurabh Kadekodi, Soujanya Ponnapalli, Harshad Shirwadkar, Gregory R. Ganger, Aasheesh Kolli, and Vijay Chidambaram. 2021. WineFS: A Hugepage-Aware File System for Persistent Memory That Ages Gracefully. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles* (Virtual Event, Germany) (*SOSP '21*). Association for Computing Machinery, New York, NY, USA, 804–818. https://doi.org/10.1145/3477132.3483567
- Jeehoon Kang, Chung-Kil Hur, Ori Lahav, Viktor Vafeiadis, and Derek Dreyer. 2017. A promising semantics for relaxed-memory concurrency. In Proceedings of the 44th ACM SIGPLAN Symposium on Principles of Programming Languages (Paris, France) (POPL '17). Association for Computing Machinery, New York, NY, USA, 175–189. https://doi.org/10.1145/3009837.3009850
- Sanidhya Kashyap, Changwoo Min, Kangnyeon Kim, and Taesoo Kim. 2018. A Scalable Ordering Primitive for Multicore Machines. In *Proceedings of the Thirteenth EuroSys Conference* (Porto, Portugal) (*EuroSys '18*). Association for Computing Machinery, New York, NY, USA, Article 34, 15 pages. https://doi.org/10. 1145/3190508.3190510
- Artem Khyzha and Ori Lahav. 2021. Taming x86-TSO persistency. *Proc. ACM Program. Lang.* 5, POPL, Article 47 (jan 2021), 29 pages. https://doi.org/10.1145/3434328
- Jongyul Kim, Insu Jang, Waleed Reda, Jaeseong Im, Marco Canini, Dejan Kostić, Youngjin Kwon, Simon Peter, and Emmett Witchel. 2021a. LineFS: Efficient SmartNIC Offload of a Distributed File System with Pipeline Parallelism. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles* (Virtual Event, Germany) (SOSP '21). Association for Computing Machinery, New York, NY, USA, 756–771. https: //doi.org/10.1145/3477132.3483565
- Wook-Hee Kim, R. Madhava Krishnan, Xinwei Fu, Sanidhya Kashyap, and Changwoo Min. 2021b. PACTree: A High Performance Persistent Range Index Using PAC Guidelines. In *Proceedings of the ACM SIGOPS 28th Symposium on Operating Systems Principles* (Virtual Event, Germany) (SOSP '21). Association for Computing Machinery, New York, NY, USA, 424–439. https://doi.org/10.1145/3477132.3483589
- Kioxia.2024. XL-FLASH | Storage Class Memory (SCM). https://americas.kioxia.com/en-us/business/ memory/xlflash.html
- Michalis Kokologiannakis, Ilya Kaysin, Azalea Raad, and Viktor Vafeiadis. 2021. PerSeVerE: Persistency Semantics for Verification under Ext4. *Proc. ACM Program. Lang.* 5, POPL, Article 43 (Jan. 2021), 29 pages. https://doi.org/10.1145/3434324
- Aasheesh Kolli, Vaibhav Gogte, Ali Saidi, Stephan Diestelhorst, Peter M. Chen, Satish Narayanasamy, and Thomas F. Wenisch. 2017. Language-level Persistency. In *Proceedings of the 44th Annual International Symposium* on Computer Architecture (Toronto, ON, Canada) (ISCA '17). ACM, New York, NY, USA, 481–493. https: //doi.org/10.1145/3079856.3080229
- Aasheesh Kolli, Steven Pelley, Ali Saidi, Peter M. Chen, and Thomas F. Wenisch. 2016. High-Performance Transactions for Persistent Memories. In Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems (Atlanta, Georgia, USA) (ASPLOS '16). Association for Computing Machinery, New York, NY, USA, 399–411. https://doi.org/10.1145/2872362.2872381

- R. Madhava Krishnan, Jaeho Kim, Ajit Mathew, Xinwei Fu, Anthony Demeri, Changwoo Min, and Sudarsun Kannan. 2020. Durable Transactional Memory Can Scale with Timestone. In *Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems* (Lausanne, Switzerland) (ASPLOS '20). Association for Computing Machinery, New York, NY, USA, 335–349. https://doi.org/10.1145/3373376.3378483
- Youngjin Kwon, Henrique Fingler, Tyler Hunt, Simon Peter, Emmett Witchel, and Thomas Anderson. 2017. Strata: A Cross Media File System. In *Proceedings of the 26th Symposium on Operating Systems Principles* (Shanghai, China) (SOSP '17). Association for Computing Machinery, New York, NY, USA, 460–477. https: //doi.org/10.1145/3132747.3132770
- Leslie Lamport. 1979. How to Make a Multiprocessor Computer That Correctly Executes Multiprocess Programs. *IEEE Trans. Computers* 28, 9 (Sept. 1979), 690–691. https://doi.org/10.1109/TC.1979.1675439
- Sung-Hwan Lee, Minki Cho, Anton Podkopaev, Soham Chakraborty, Chung-Kil Hur, Ori Lahav, and Viktor Vafeiadis. 2020. Promising 2.0: global optimizations in relaxed memory concurrency. In *Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation* (London, UK) (*PLDI 2020*). Association for Computing Machinery, New York, NY, USA, 362–376. https://doi.org/10.1145/3385412.3386010
- Se Kwon Lee, Jayashree Mohan, Sanidhya Kashyap, Taesoo Kim, and Vijay Chidambaram. 2019. Recipe: Converting Concurrent DRAM Indexes to Persistent-Memory Indexes. In *Proceedings of the 27th ACM Symposium on Operating Systems Principles* (Huntsville, Ontario, Canada) (SOSP '19). Association for Computing Machinery, New York, NY, USA, 462–477. https://doi.org/10.1145/3341301.3359635
- Lucas Lersch, Xiangpeng Hao, Ismail Oukid, Tianzheng Wang, and Thomas Willhalm. 2019. Evaluating Persistent Memory Range Indexes. *Proc. VLDB Endow.* 13, 4 (dec 2019), 574–587. https://doi.org/10.14778/3372716. 3372728
- Nan Li and Wojciech Golab. 2021. Brief Announcement: Detectable Sequential Specifications for Recoverable Shared Objects. In *Proceedings of the 2021 ACM Symposium on Principles of Distributed Computing* (Virtual Event, Italy) (*PODC'21*). Association for Computing Machinery, New York, NY, USA, 557–560. https: //doi.org/10.1145/3465084.3467943
- Mengxing Liu, Mingxing Zhang, Kang Chen, Xuehai Qian, Yongwei Wu, Weimin Zheng, and Jinglei Ren. 2017. DudeTM: Building Durable Transactions with Decoupling for Persistent Memory. In Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (Xi'an, China) (ASPLOS '17). Association for Computing Machinery, New York, NY, USA, 329–343. https://doi.org/10.1145/3037697.3037714
- Sihang Liu, Yizhou Wei, Jishen Zhao, Aasheesh Kolli, and Samira Khan. 2019. PMTest: A Fast and Flexible Testing Framework for Persistent Memory Programs. In *Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems* (Providence, RI, USA) (ASPLOS '19).
  Association for Computing Machinery, New York, NY, USA, 411–425. https://doi.org/10.1145/3297858.
  3304015
- Baotong Lu, Xiangpeng Hao, Tianzheng Wang, and Eric Lo. 2020. Dash: Scalable Hashing on Persistent Memory. *Proc. VLDB Endow.* 13, 8 (apr 2020), 1147–1161. https://doi.org/10.14778/3389133.3389134

- Youyou Lu, Jiwu Shu, Youmin Chen, and Tao Li. 2017. Octopus: an RDMA-enabled Distributed Persistent Memory File System. In *2017 USENIX Annual Technical Conference (USENIX ATC 17)*. USENIX Association, Santa Clara, CA, 773–785. https://www.usenix.org/conference/atc17/technical-sessions/presentation/lu
- Youyou Lu, Jiwu Shu, and Long Sun. 2016. Blurred Persistence: Efficient Transactions in Persistent Memory. *ACM Trans. Storage* 12, 1, Article 3 (Jan. 2016), 29 pages. https://doi.org/10.1145/2851504
- Paul E McKenney. 2005. Memory ordering in modern microprocessors, part I. Linux Journal 2005, 136 (2005), 2.
- John Meehan, Nesime Tatbul, Stan Zdonik, Cansu Aslantas, Ugur Cetintemel, Jiang Du, Tim Kraska, Samuel Madden, David Maier, Andrew Pavlo, Michael Stonebraker, Kristin Tufte, and Hao Wang. 2015. S-Store: Streaming Meets Transaction Processing. *Proc. VLDB Endow.* 8, 13 (sep 2015), 2134–2145. https://doi.org/ 10.14778/2831360.2831367
- Amirsaman Memaripour, Anirudh Badam, Amar Phanishayee, Yanqi Zhou, Ramnatthan Alagappan, Karin Strauss, and Steven Swanson. 2017. Atomic In-Place Updates for Non-Volatile Main Memories with Kamino-Tx. In Proceedings of the Twelfth European Conference on Computer Systems (Belgrade, Serbia) (EuroSys '17). Association for Computing Machinery, New York, NY, USA, 499–512. https://doi.org/10.1145/3064176.3064215
- Maged M. Michael. 2004. Hazard Pointers: Safe Memory Reclamation for Lock-Free Objects. *IEEE Trans. Parallel Distrib. Syst.* 15, 6 (jun 2004), 491–504. https://doi.org/10.1109/TPDS.2004.8
- Maged M. Michael and Michael L. Scott. 1996. Simple, Fast, and Practical Non-Blocking and Blocking Concurrent Queue Algorithms. In *Proceedings of the Fifteenth Annual ACM Symposium on Principles of Distributed Computing* (Philadelphia, Pennsylvania, USA) (*PODC '96*). Association for Computing Machinery, New York, NY, USA, 267–275. https://doi.org/10.1145/248052.248106
- Microsoft. 2023. High context switch rate. https://learn.microsoft.com/en-us/gaming/gdk/\_content/ gc/system/overviews/finding-threading-issues/high-context-switches
- Dominic P. Mulligan, Scott Owens, Kathryn E. Gray, Tom Ridge, and Peter Sewell. 2014. Lem: Reusable Engineering of Real-World Semantics (*ICFP '14*). https://doi.org/10.1145/2628136.2628143
- Moohyeon Nam, Hokeun Cha, Young ri Choi, Sam H. Noh, and Beomseok Nam. 2019. Write-Optimized Dynamic Hashing for Persistent Memory. In *17th USENIX Conference on File and Storage Technologies (FAST 19)*. USENIX Association, Boston, MA, 31–44. https://www.usenix.org/conference/fast19/presentation/nam
- Ismail Oukid, Daniel Booss, Adrien Lespinasse, Wolfgang Lehner, Thomas Willhalm, and Grégoire Gomes. 2017. Memory Management Techniques for Large-Scale Persistent-Main-Memory Systems. *Proc. VLDB Endow.* 10, 11 (Aug. 2017), 1166–1177. https://doi.org/10.14778/3137628.3137629
- Ismail Oukid, Johan Lasperas, Anisoara Nica, Thomas Willhalm, and Wolfgang Lehner. 2016. FPTree: A Hybrid SCM-DRAM Persistent and Concurrent B-Tree for Storage Class Memory. In Proceedings of the 2016 International Conference on Management of Data (San Francisco, California, USA) (SIGMOD '16). Association for Computing Machinery, New York, NY, USA, 371–386. https://doi.org/10.1145/2882903.2915251
- Scott Owens, Susmit Sarkar, and Peter Sewell. 2009. A Better x86 Memory Model: x86-TSO. In *Proceedings of the 22nd International Conference on Theorem Proving in Higher Order Logics* (Munich, Germany) (*TPHOLs '09*). Springer-Verlag, Berlin, Heidelberg, 391–407. https://doi.org/10.1007/978-3-642-03359-9\_27
- Steven Pelley, Peter M. Chen, and Thomas F. Wenisch. 2014. Memory persistency. SIGARCH Comput. Archit. News 42, 3 (jun 2014), 265–276. https://doi.org/10.1145/2678373.2665712
- Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2017. Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *Proc. ACM Program. Lang.* 2, POPL, Article 19 (dec 2017), 29 pages. https://doi.org/10.1145/3158107
- Christopher Pulte, Jean Pichon-Pharabod, Jeehoon Kang, Sung-Hwan Lee, and Chung-Kil Hur. 2019. Promising-ARM/RISC-V: a simpler and faster operational concurrency model. In *Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation* (Phoenix, AZ, USA) (*PLDI 2019*). Association for Computing Machinery, New York, NY, USA, 1–15. https://doi.org/10.1145/3314221.3314624
- Azalea Raad, Ori Lahav, and Viktor Vafeiadis. 2020. Persistent Owicki-Gries reasoning: a program logic for reasoning about persistent programs on Intel-x86. *Proc. ACM Program. Lang.* 4, OOPSLA, Article 151 (nov 2020), 28 pages. https://doi.org/10.1145/3428219
- Azalea Raad and Viktor Vafeiadis. 2018. Persistence Semantics for Weak Memory: Integrating Epoch Persistency with the TSO Memory Model. *Proc. ACM Program. Lang.* 2, OOPSLA, Article 137 (Oct. 2018), 27 pages. https://doi.org/10.1145/3276507
- Azalea Raad, John Wickerson, Gil Neiger, and Viktor Vafeiadis. 2019b. Persistency Semantics of the Intel-X86 Architecture. *Proc. ACM Program. Lang.* 4, POPL, Article 11 (dec 2019), 31 pages. https://doi.org/10.1145/ 3371079
- Azalea Raad, John Wickerson, and Viktor Vafeiadis. 2019a. Weak persistency semantics from the ground up: formalising the persistency semantics of ARMv8 and transactional models. *Proc. ACM Program. Lang.* 3, OOPSLA, Article 135 (oct 2019), 27 pages. https://doi.org/10.1145/3360561
- Ganesan Ramalingam and Kapil Vaswani. 2013. Fault Tolerance via Idempotence. In *Proceedings of the 40th Annual* ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages (Rome, Italy) (POPL '13). Association for Computing Machinery, New York, NY, USA, 249–262. https://doi.org/10.1145/2429069.2429100
- Matan Rusanovsky, Hagit Attiya, Ohad Ben-Baruch, Tom Gerby, Danny Hendler, and Pedro Ramalhete. 2021. Flat-Combining-Based Persistent Data Structures for Non-Volatile Memory. arXiv:2012.12868 [cs.DC]
- Samsung. 2022. API list of Scalable Memory Development Kit (SMDK). https://github.com/OpenMPDK/SMDK/ wiki/5.-Plugin#api-list
- Samsung. 2024. CMM-H (CXL Memory Module, H: Hybrid). https://samsungmsl.com/cmmh/
- Srinath Setty, Chunzhi Su, Jacob R. Lorch, Lidong Zhou, Hao Chen, Parveen Patel, and Jinglei Ren. 2016. Realizing the Fault-Tolerance Promise of Cloud Storage Using Locks with Intent. In 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16). USENIX Association, Savannah, GA, 501–516. https://www. usenix.org/conference/osdi16/technical-sessions/presentation/setty
- Peter Sewell, Susmit Sarkar, Scott Owens, Francesco Zappa Nardelli, and Magnus O. Myreen. 2010. X86-TSO: A Rigorous and Usable Programmer's Model for X86 Multiprocessors. *Commun. ACM* 53, 7 (2010).
- Ori Shalev and Nir Shavit. 2006. Split-Ordered Lists: Lock-Free Extensible Hash Tables. *J. ACM* 53, 3 (may 2006), 379–405. https://doi.org/10.1145/1147954.1147958

- Yizhou Shan, Shin-Yeh Tsai, and Yiying Zhang. 2017. Distributed Shared Persistent Memory. In *Proceedings of the 2017 Symposium on Cloud Computing* (Santa Clara, California) (SoCC '17). Association for Computing Machinery, New York, NY, USA, 323–337. https://doi.org/10.1145/3127479.3128610
- Hongping Shu, Hongyu Chen, Hao Liu, Youyou Lu, Qingda Hu, and Jiwu Shu. 2018. Empirical Study of Transactional Management for Persistent Memory. 61–66. https://doi.org/10.1109/NVMSA.2018.00015
- Arash Tavakkol, Aasheesh Kolli, Stanko Novakovic, Kaveh Razavi, Juan Gómez-Luna, Hasan Hassan, Claude Barthels, Yaohua Wang, Mohammad Sadrosadati, Saugata Ghose, Ankit Singla, Pratap Subrahmanyam, and Onur Mutlu. 2018. Enabling Efficient RDMA-based Synchronous Mirroring of Persistent Memory Transactions. *CoRR* abs/1810.09360 (2018). arXiv:1810.09360 http://arxiv.org/abs/1810.09360
- The Rust Team. 2019. Rust Programming Language. https://www.rust-lang.org/
- Shahar Timnat and Erez Petrank. 2014. A Practical Wait-Free Simulation for Lock-Free Data Structures. *SIGPLAN Not.* 49, 8 (feb 2014), 357–368. https://doi.org/10.1145/2692916.2555261
- R.K. Treiber. 1986. *Systems Programming: Coping with Parallelism*. International Business Machines Incorporated, Thomas J. Watson Research Center. https://books.google.co.kr/books?id=YQg3HAAACAAJ
- Alexander van Renen, Lukas Vogel, Viktor Leis, Thomas Neumann, and Alfons Kemper. 2020. Building Blocks for Persistent Memory: How to Get the Most out of Your New Memory? *The VLDB Journal* 29, 6 (nov 2020), 1223–1241. https://doi.org/10.1007/s00778-020-00622-9
- Simon Friis Vindum and Lars Birkedal. 2023. Spirea: A Mechanized Concurrent Separation Logic for Weak Persistent Memory. *Proc. ACM Program. Lang.* 7, OOPSLA2, Article 244 (oct 2023), 26 pages. https://doi. org/10.1145/3622820
- Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: Lightweight Persistent Memory. In Proceedings of the Sixteenth International Conference on Architectural Support for Programming Languages and Operating Systems (Newport Beach, California, USA) (ASPLOS XVI). Association for Computing Machinery, New York, NY, USA, 91–104. https://doi.org/10.1145/1950365.1950379
- Guozhang Wang, Lei Chen, Ayusman Dikshit, Jason Gustafson, Boyang Chen, Matthias J. Sax, John Roesler, Sophie Blee-Goldman, Bruno Cadonna, Apurva Mehta, Varun Madan, and Jun Rao. 2021. Consistency and Completeness: Rethinking Distributed Stream Processing in Apache Kafka. In *Proceedings of the 2021 International Conference on Management of Data* (Virtual Event, China) (*SIGMOD '21*). Association for Computing Machinery, New York, NY, USA, 2602–2613. https://doi.org/10.1145/3448016.3457556
- Tianzheng Wang, Justin Levandoski, and Per-Ake Larson. 2018. Easy Lock-Free Indexing in Non-Volatile Memory. In *2018 IEEE 34th International Conference on Data Engineering (ICDE)*. 461–472. https://doi.org/10.1109/ ICDE.2018.00049
- Yuanhao Wei, Naama Ben-David, Michal Friedman, Guy E. Blelloch, and Erez Petrank. 2022. FliT: A Library for Simple and Efficient Persistent Algorithms. In Proceedings of the The 27th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming (Seoul, South Korea) (PPoPP 2022).
- Haosen Wen, Wentao Cai, Mingzhe Du, Louis Jenkins, Benjamin Valpey, and Michael L. Scott. 2021. A Fast, General System for Buffered Persistent Data Structures. In *ICPP 2021: 50th International Conference on Parallel Processing, Lemont, IL, USA, August 9 - 12, 2021*, Xian-He Sun, Sameer Shende, Laxmikant V. Kalé, and Yong Chen (Eds.). ACM, 73:1–73:11. https://doi.org/10.1145/3472456.3472458

Wikipedia. 2022. Tagged pointer. https://en.wikipedia.org/wiki/Tagged\_pointer

- Jian Xu and Steven Swanson. 2016. NOVA: A Log-structured File System for Hybrid Volatile/Non-volatile Main Memories. In 14th USENIX Conference on File and Storage Technologies (FAST 16). USENIX Association, Santa Clara, CA, 323–338. https://www.usenix.org/conference/fast16/technical-sessions/ presentation/xu
- Yi Xu, Joseph Izraelevitz, and Steven Swanson. 2021. Clobber-NVM: Log Less, Re-Execute More. In Proceedings of the 26th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (Virtual, USA) (ASPLOS 2021). Association for Computing Machinery, New York, NY, USA, 346–359.
- Haoran Zhang, Adney Cardoza, Peter Baile Chen, Sebastian Angel, and Vincent Liu. 2020. Fault-tolerant and transactional stateful serverless workflows. In *14th USENIX Symposium on Operating Systems Design and Implementation (OSDI 20)*. USENIX Association, 1187–1204. https://www.usenix.org/conference/ osdi20/presentation/zhang-haoran
- Pengfei Zuo, Yu Hua, and Jie Wu. 2018. Write-Optimized and High-Performance Hashing Index Scheme for Persistent Memory. In *13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18)*. USENIX Association, Carlsbad, CA, 461–476. https://www.usenix.org/conference/osdi18/presentation/zuo
- Yoav Zuriel, Michal Friedman, Gali Sheffi, Nachshon Cohen, and Erez Petrank. 2019. Efficient Lock-Free Durable Sets. Proc. ACM Program. Lang. 3, OOPSLA, Article 128 (Oct. 2019), 26 pages. https://doi.org/10.1145/ 3360554

## Acknowledgments

The following tree rigorously demonstrates the structure of the acknowledgments for this Ph.D. dissertation. Any alteration or removal of the components within this tree would result in the non-existence of the dissertation itself. For simplicity, I omit all leaves from the tree, which assume the premises of *Divine Providence*.

